SYSTEM-IN PACKAGES
First Claim
Patent Images
1. A system-in package comprising:
- a first polymer layer;
a first chip in the first polymer layer;
a first metal layer over the first chip and over a top surface of the first polymer layer, wherein the first metal layer is connected to the first chip;
a second polymer layer over the first polymer layer, over the first chip and over the first metal layer;
a second chip in the second polymer layer, wherein the second chip comprises a first metal bump in the second polymer layer;
a second metal bump in the second polymer layer and over the first metal layer, wherein the second metal bump is connected to the first metal layer, wherein the second metal bump is higher than the first metal bump, wherein a top surface of the first metal bump and a top surface of the second metal bump are not covered by the second polymer layer; and
a second metal layer on the top surface of the first metal bump, on the top surface of the second metal bump and over a top surface of the second polymer layer, wherein the second metal layer connects the first metal bump to the second metal bump, wherein the first metal bump is connected to the first chip through, in sequence, the second metal layer, the second metal bump and the first metal layer.
3 Assignments
0 Petitions
Accused Products
Abstract
System-in packages, or multichip modules, are described which can include multi-layer chips in a multi-layer polymer structure, on-chip metal bumps on the multi-layer chips, intra-chip metal bumps in the multi-layer polymer structure, and patterned metal layers in the multi-layer polymer structure. The multi-layer chips in the multi-layer polymer structure can be connected to each other or to an external circuit through the on-chip metal bumps, the intra-chip metal bumps and the patterned metal layers. The system-in packages can be connected to external circuits through solder bumps, meal bumps or wirebonded wires.
-
Citations
20 Claims
-
1. A system-in package comprising:
-
a first polymer layer; a first chip in the first polymer layer; a first metal layer over the first chip and over a top surface of the first polymer layer, wherein the first metal layer is connected to the first chip; a second polymer layer over the first polymer layer, over the first chip and over the first metal layer; a second chip in the second polymer layer, wherein the second chip comprises a first metal bump in the second polymer layer; a second metal bump in the second polymer layer and over the first metal layer, wherein the second metal bump is connected to the first metal layer, wherein the second metal bump is higher than the first metal bump, wherein a top surface of the first metal bump and a top surface of the second metal bump are not covered by the second polymer layer; and a second metal layer on the top surface of the first metal bump, on the top surface of the second metal bump and over a top surface of the second polymer layer, wherein the second metal layer connects the first metal bump to the second metal bump, wherein the first metal bump is connected to the first chip through, in sequence, the second metal layer, the second metal bump and the first metal layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A system-in package comprising:
-
a substrate; a first polymer layer over the substrate; a first chip in the first polymer layer and over the substrate, wherein the first chip comprises a first metal bump and a second metal bump; a third metal bump in the first polymer layer and over the substrate, wherein the third metal bump is connected to a pad of the substrate, wherein the third metal bump is higher than the first metal bump and higher than the second metal bump, wherein a top surface of the first metal bump, a top surface of the second metal bump and a top surface of the third metal bump are not covered by the first polymer layer; a first metal layer on the top surface of the first metal bump, on the top surface of the third metal bump and over a top surface of the first polymer layer, wherein the first metal layer connects the first metal bump to the third metal bump, wherein the first metal bump is connected to the pad of the substrate through, in sequence, the first metal layer and the third metal bump; a second metal layer on the top surface of the second metal bump and over the top surface of the first polymer layer, wherein the second metal layer is connected to the second metal bump; a second polymer layer over the first polymer layer, over the first metal layer, over the second metal layer and over the first chip; a second chip in the second polymer layer, wherein the second chip comprises a fourth metal bump; a fifth metal bump in the second polymer layer, wherein the fifth metal bump is connected to the second metal layer, wherein the fifth metal bump is higher than the fourth metal bump, wherein a top surface of the fourth metal bump and a top surface of the fifth metal bump are not covered by the second polymer layer; and a third metal layer on the top surface of the fourth metal bump, on the top surface of the fifth metal bump and over a top surface of the second polymer layer, wherein the third metal layer connects the fourth metal bump to the fifth metal bump, wherein the fourth metal bump is connected to the second metal bump through, in sequence, the third metal layer, the fifth metal bump and the second metal layer. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification