MEMORY ARRAY INCORPORATING NOISE DETECTION LINE
First Claim
1. An integrated circuit, comprising:
- a memory array, said memory array includes a plurality of memory cells, a layer of word lines, and more than one layer of bit lines, each layer of bit lines includes a bit line group;
at least one noise detection line associated with each layer of bit lines;
a selection circuit, said selection circuit selects a particular bit line group and selects a particular noise detection line associated with said particular bit line group; and
a bit line sensing circuit, said bit line sensing circuit senses a signal on a selected bit line associated with said particular bit line group and a signal on said particular noise detection line associated with said particular bit line group.
3 Assignments
0 Petitions
Accused Products
Abstract
A memory array includes a sensing circuit for sensing bit line current while keeping the voltage of the selected bit line substantially unchanged. The word lines and bit lines are biased so that essentially no bias voltage is impressed across half-selected memory cells, which substantially eliminates leakage current through half-selected memory cells. The bit line current which is sensed arises largely from only the current through the selected memory cell. A noise detection line in the memory array reduces the effect of coupling from unselected word lines to the selected bit line. In a preferred embodiment, a three-dimensional memory array having a plurality of rail-stacks forming bit lines on more than one layer, includes at least one noise detection line associated with each layer of bit lines. A sensing circuit is connected to a selected bit line and to its associated noise detection line.
56 Citations
18 Claims
-
1. An integrated circuit, comprising:
-
a memory array, said memory array includes a plurality of memory cells, a layer of word lines, and more than one layer of bit lines, each layer of bit lines includes a bit line group; at least one noise detection line associated with each layer of bit lines; a selection circuit, said selection circuit selects a particular bit line group and selects a particular noise detection line associated with said particular bit line group; and a bit line sensing circuit, said bit line sensing circuit senses a signal on a selected bit line associated with said particular bit line group and a signal on said particular noise detection line associated with said particular bit line group. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An integrated circuit, comprising:
-
a multi-level memory array of memory cells having at least one layer of word lines and more than one layer of bit lines, each layer of bit lines includes a bit line group; at least one noise detection line associated with each layer of bit lines; a selection circuit that selects a selected bit line associated with a particular bit line group, and a selected noise detection line associated with said particular bit line group; and a bit line sensing circuit, said bit line sensing circuit senses a signal on said selected bit line and a signal on said selected noise detection line. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16)
-
-
17. An integrated circuit, comprising:
-
a multi-level memory array having at least one layer of word lines and more than one layer of bit lines; at least one noise detection line associated with each layer of bit lines; a selection circuit for selecting a bit line on a bit line layer and for selecting a noise detection line associated with the selected bit line; and a bit line sensing circuit for comparing the selected noise detection line to the selected bit line. - View Dependent Claims (18)
-
Specification