LATTICE MATCHED MULTI-JUNCTION PHOTOVOLTAIC AND OPTOELECTRONIC DEVICES
First Claim
Patent Images
1. A semiconductor structure comprising a substrate and at least two multi-junction building blocks formed over the substrate, whereinthe substrate is a III-V substrate or a II-VI substrate;
- andeach multi junction building block independently comprises a p-n junction having at least two alloy layers, wherein the alloy layers are independently III-V or II-VI alloy layers, wherein one alloy layer is p-doped and the other alloy layer is n-doped,provided at least one multi junction building block comprises II-VI alloy layers.
3 Assignments
0 Petitions
Accused Products
Abstract
The present invention provides semiconductor structures comprising a substrate and at least three III-V and/or II-VI multi junction building blocks, each comprising a p-n junction having at least two alloy layers, formed over the substrate, provided at least one multi-junction building block comprises II-VI alloy layers. Further described are methods for preparing semiconductor structures utilizing a sacrificial or etch-stop ternary III-V alloy layer over an III-V substrate.
-
Citations
103 Claims
-
1. A semiconductor structure comprising a substrate and at least two multi-junction building blocks formed over the substrate, wherein
the substrate is a III-V substrate or a II-VI substrate; - and
each multi junction building block independently comprises a p-n junction having at least two alloy layers, wherein the alloy layers are independently III-V or II-VI alloy layers, wherein one alloy layer is p-doped and the other alloy layer is n-doped, provided at least one multi junction building block comprises II-VI alloy layers. - View Dependent Claims (2, 4, 5, 6, 11, 13, 22, 24, 25, 26)
- and
-
3. (canceled)
-
7. (canceled)
-
8. (canceled)
-
9. (canceled)
-
10. (canceled)
-
12. (canceled)
-
14. (canceled)
-
15. (canceled)
-
16. (canceled)
-
17. (canceled)
-
18. (canceled)
-
19. (canceled)
-
20. (canceled)
-
21. (canceled)
-
23. (canceled)
-
27. A method for preparing a semiconductor structure comprising,
preparing an etch-stop ternary III-V alloy layer over an III-V substrate; -
preparing at least two multi junction building blocks over the etch-stop layer, wherein each multi junction building block independently comprises a p-n junction having at least two alloy layers, wherein the alloy layers are independently III-V or II-VI alloy layers, wherein one alloy layer is p-doped and the other alloy layer is n-doped, provided at least one multi junction building block comprises II-VI alloy layers; removing the substrate; and removing the etch-stop alloy layer. - View Dependent Claims (28, 34, 39, 41)
-
-
29. (canceled)
-
30. (canceled)
-
31. (canceled)
-
32. (canceled)
-
33. (canceled)
-
35. (canceled)
-
36. (canceled)
-
37. (canceled)
-
38. (canceled)
-
40. (canceled)
-
42. (canceled)
-
43. (canceled)
-
44. (canceled)
-
45. (canceled)
-
46. (canceled)
-
47. (canceled)
-
48. (canceled)
-
49. (canceled)
-
50. (canceled)
-
51. (canceled)
-
52. (canceled)
-
53. (canceled)
-
54. (canceled)
-
55. A semiconductor structure comprising at least two multi junction building blocks, wherein
each multi junction building block independently comprises a p-n junction having at least two alloy layers, wherein the alloy layers are independently III-V or II-VI alloy layers, wherein one alloy layer is p-doped and the other alloy layer is n-doped, provided at least one multi junction building block comprises II-VI alloy layers.
-
57. (canceled)
-
59. (canceled)
-
60. (canceled)
-
61. (canceled)
-
63. (canceled)
-
65. (canceled)
-
67. (canceled)
-
68. (canceled)
-
69. (canceled)
-
70. (canceled)
-
71. (canceled)
-
72. (canceled)
-
74. (canceled)
-
77. (A method for preparing a semiconductor structure comprising
forming at least two multi junction building blocks over a substrate, wherein the substrate is a III-V substrate or a II-VI substrate; - and
each multi junction building block independently comprises a p-n junction having at least two alloy layers, wherein the alloy layers are independently III-V or II-VI alloy layers, wherein one alloy layer is p-doped and the other alloy layer is n-doped, provided at least one multi junction building block comprises II-VI alloy layers. - View Dependent Claims (79, 81, 83, 88, 90)
- and
-
78. (canceled)
-
80. (canceled)
-
82. (canceled)
-
84. (canceled)
-
85. (canceled)
-
86. (canceled)
-
87. (canceled)
-
89. (canceled)
-
91. (canceled)
-
92. (canceled)
-
93. (canceled)
-
94. (canceled)
-
95. (canceled)
-
96. (canceled)
-
97. (canceled)
-
98. (canceled)
-
99. (canceled)
-
100. (canceled)
-
101. (canceled)
-
102. (canceled)
-
103. (canceled)
Specification