D-CACHE LINE USE HISTORY BASED DONE BIT BASED ON SUCCESSFUL PREFETCHABLE COUNTER
First Claim
Patent Images
1. A method of providing history based done logic for a D-cache, the method comprising:
- receiving a D-cache line in an L2 cache;
determining if the D-cache line is unprefetchable;
aging the D-cache line without a delay if the D-cache line is prefetchable; and
aging the D-cache line with a delay if the D-cache line is unprefetchable.
1 Assignment
0 Petitions
Accused Products
Abstract
A method of providing history based done logic for a D-cache includes receiving a D-cache line in an L2 cache; determining if the D-cache line is unprefetchable; aging the D-cache line without a delay if the D-cache line is prefetchable; and aging the D-cache line with a delay if the D-cache line is unprefetchable.
38 Citations
16 Claims
-
1. A method of providing history based done logic for a D-cache, the method comprising:
-
receiving a D-cache line in an L2 cache; determining if the D-cache line is unprefetchable; aging the D-cache line without a delay if the D-cache line is prefetchable; and aging the D-cache line with a delay if the D-cache line is unprefetchable. - View Dependent Claims (2, 3, 4, 5)
-
-
6. An integrated circuit device comprising:
-
a processor core; a level one (L1) cache; a level two (L2) cache; and an aging count in the L1 cache for indicating a number of least recently used demotions to be skipped between actual demotions to a D-cache line in the L1 cache. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A processor device, comprising:
-
a level one (L1) cache; a level two (L2) cache; circuitry configured to receive a D-cache line in the L2 cache, determine if the D-cache line is unprefetchable, age the D-cache line without a delay if the D-cache line is prefetchable; and
age the D-cache line with a delay if the D-cache line is unprefetchable. - View Dependent Claims (13, 14, 15, 16)
-
Specification