Inverter device

• US 20100309589A1
• Filed: 06/07/2010
• Published: 12/09/2010
• Est. Priority Date: 06/08/2009
• Status: Active Grant

• Current Assignee: Fuji Electric Company Limited (Fuji Electric Systems Company Limited)
• Original Assignee: Fuji Electric Systems Company Limited
• Inventors: Ichihara, Takao, Ueki, Kenichiro
• Granted Patent: US 8,274,768 B2
• Time in Patent Office: Days
• US Class Current: 361/18
• CPC Class Codes: H02M 1/08 Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
• CPC Class Codes: H02M 1/32 Means for protecting converters other than automatic disconnection

Abstract

The inverter device includes an IGBT bridge circuit, a drive block which has an upper arm photocoupler and a lower arm photocoupler, and a control block including a CPU which generates gate signals and supplies them to the photocouplers . The control block includes an upper arm shutdown circuit and lower arm shutdown circuit which individually shutdown the gate signals of the upper arm and lower arm IGBTs in accordance with shutdown signals input from the exterior, and the shutdown circuits carry out a shutdown operation in accordance with the shutdown signals, which have mutually inverted logics.

Claims

1. An inverter device, comprising:

a bridge circuit formed of a plurality of bridge-connected semiconductor switching elements having upper and lower arm semiconductor switching elements;

a drive block having an upper arm photocoupler and lower arm photocoupler which output drive signals for turning on and off the upper arm semiconductor switching elements and lower arm semiconductor switching elements of the bridge circuit, respectively; and

a control block including a drive signal generating circuit which generates the drive signals and supplies them to the upper arm photocoupler and lower arm photocoupler,

wherein the control block includes an upper arm shutdown circuit and lower arm shutdown circuit which individually shutdown the drive signals of the upper arm semiconductor switching elements and the drive signals of the lower arm semiconductor switching elements in accordance with shutdown signals inputted from exterior, and

the upper arm shutdown circuit and lower arm shutdown circuit carryout a shutdown operation in accordance with the shutdown signals, which have mutually inverted logics.

2. The inverter device according to claim 1, wherein the upper arm shutdown circuit and lower arm shutdown circuit are connected between the drive signal generating circuit and the upper arm photocoupler and lower arm photocoupler.

3. The inverter device according to claim 2, further comprising a failure detection circuit connected at an output side of the upper arm shutdown circuit and lower arm shutdown circuit, and an output signal of the failure detection circuit is fed back to the drive signal generating circuit.

4. The inverter device according to claim 3, wherein the drive signal generating circuit outputs to the exterior a failure detection signal generated based on the output signal of the failure detection circuit.

5. The inverter device according to claim 3, wherein the failure detection circuit includes a wired OR circuit connected between the output side of the upper arm shutdown circuit and lower arm shutdown circuit and a direct current power source, and an output signal of the wired OR circuit is fed back to the drive signal generating circuit.