Redundant and Fault Tolerant control of an I/O Enclosure by Multiple Hosts
First Claim
1. An apparatus to control an I/O enclosure, the apparatus comprising:
- an I/O enclosure;
a bus module that receives two or more peripheral component interconnect express (“
PCIe”
) sideband signals via one or more PCIe cables, the one or more PCIe cables connected between one or more hosts and the I/O enclosure;
a decode module that determines an asserted value of each of the two or more PCIe sideband signals and combines the PCIe sideband signal asserted values to form a bus value, each PCIe sideband signal representing a bit in the bus value, the bus value specifying a command for controlling the I/O enclosure; and
an execution module that executes by way of a processor the specified command to perform control actions on the I/O enclosure.
1 Assignment
0 Petitions
Accused Products
Abstract
An apparatus, system, and method are disclosed for reliably controlling an I/O enclosure. A bus module receives two or more Peripheral Component Interconnect Express (“PCIe”) sideband signals via one or more PCIe cables. The one or more PCIe cables are connected between one or more hosts and an I/O enclosure. A decode module determines an asserted value of each of the two or more PCIe sideband signals and combines the PCIe sideband signal asserted values to form a bus value. Each PCIe sideband signal represents a bit in the bus value, and the bus value specifies a command for controlling the I/O enclosure. An execution module executes the specified command to perform control actions on the I/O enclosure.
-
Citations
20 Claims
-
1. An apparatus to control an I/O enclosure, the apparatus comprising:
-
an I/O enclosure; a bus module that receives two or more peripheral component interconnect express (“
PCIe”
) sideband signals via one or more PCIe cables, the one or more PCIe cables connected between one or more hosts and the I/O enclosure;a decode module that determines an asserted value of each of the two or more PCIe sideband signals and combines the PCIe sideband signal asserted values to form a bus value, each PCIe sideband signal representing a bit in the bus value, the bus value specifying a command for controlling the I/O enclosure; and an execution module that executes by way of a processor the specified command to perform control actions on the I/O enclosure. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A system to control an I/O enclosure, the system comprising:
-
one or more hosts; at least one processor; an I/O enclosure connected to each of the one or more hosts via one or more peripheral component interconnect express (“
PCIe”
) cables;a bus module that receives two or more PCIe sideband signals via the one or more PCIe cables; a decode module that determines an asserted value of each of the two or more sideband signals and combines the sideband signal asserted values to form a bus value, each PCIe sideband signal representing a bit in the bus value, the bus value specifying a command for controlling the I/O enclosure; and an execution module that executes by way of the processor the specified command to perform control actions on the I/O enclosure. - View Dependent Claims (13, 14, 15)
-
-
16. A computer program product comprising a computer readable storage medium having computer usable program code stored thereon executable to perform operations for controlling an I/O enclosure, the operations of the computer program product comprising:
-
receiving two or more peripheral component interconnect express (“
PCIe”
) sideband signals via one or more PCIe cables, the one or more PCIe cables connected between one or more hosts and an I/O enclosure;determining an asserted value of each of the two or more sideband signals and combining the sideband signal asserted values to form a bus value, each PCIe sideband signal representing a bit in the bus value, the bus value specifying a command for controlling the I/O enclosure; and executing the specified command to perform control actions on the I/O enclosure. - View Dependent Claims (17, 18, 19, 20)
-
Specification