×

EFFICIENT MATRIX MULTIPLICATION ON A PARALLEL PROCESSING DEVICE

  • US 20100325187A1
  • Filed: 09/03/2010
  • Published: 12/23/2010
  • Est. Priority Date: 06/16/2006
  • Status: Active Grant
First Claim
Patent Images

1. A method for mapping one or more cooperative thread arrays (CTA) to different tiles of a result matrix to perform a matrix multiplication operation, the method comprising:

  • defining a tile size;

    dividing the result matrix into one or more tiles based on the tile size;

    determining a CTA size;

    creating a CTA for each tile;

    defining a CTA grid, wherein each tile is associated with a different location within the CTA grid; and

    issuing a first CTA.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×