SYSTEMS, METHODS AND DEVICES FOR CONTROL AND GENERATION OF PROGRAMMING VOLTAGES FOR SOLID-STATE DATA MEMORY DEVICES
First Claim
Patent Images
1. A solid-state data-storage device that stores data in response to data accesses under the control of a memory control circuit, the device comprising:
- a primary solid-state non-volatile memory circuit configured and arranged to maintain data integrity in the absence of primary operating power, the primary solid-state memory circuit includinga plurality of non-volatile memory chips that require a programming-voltage level to write data thereto, anda shared power resource for delivering voltage to each chip of the plurality of memory chips;
a primary power supply input providing primary power having a primary voltage level that is lower than the programming-voltage level;
a voltage-boost circuit configured toreceive the primary power and to generate a boost voltage level from the primary power, the boost voltage level being higher than the primary voltage level, andprovide the boost voltage level to the shared power resource;
a solid-state volatile memory circuit, under the control of the memory control circuit, susceptible to loss of data stored within in response to the voltage of the primary operating power dropping below a voltage threshold level; and
a backup power-supplying circuit, including an energy-storage component, designed to hold sufficient energy to provide substantially all of the operating power to the memory circuits upon loss of externally-supplied power during a minimum time period sufficient to permit transfer of data from the volatile memory circuit to the solid-state non-volatile memory circuit in order to maintain the data integrity of the data storage device.
2 Assignments
0 Petitions
Accused Products
Abstract
In one embodiment, a solid-state drive contains a plurality of data memory devices requiring elevated voltages for erasure and programming operations. A common voltage regulator, external to the data memory devices, provides the elevated voltage, thereby reducing the overall power consumption of the data storage device.
-
Citations
19 Claims
-
1. A solid-state data-storage device that stores data in response to data accesses under the control of a memory control circuit, the device comprising:
-
a primary solid-state non-volatile memory circuit configured and arranged to maintain data integrity in the absence of primary operating power, the primary solid-state memory circuit including a plurality of non-volatile memory chips that require a programming-voltage level to write data thereto, and a shared power resource for delivering voltage to each chip of the plurality of memory chips; a primary power supply input providing primary power having a primary voltage level that is lower than the programming-voltage level; a voltage-boost circuit configured to receive the primary power and to generate a boost voltage level from the primary power, the boost voltage level being higher than the primary voltage level, and provide the boost voltage level to the shared power resource; a solid-state volatile memory circuit, under the control of the memory control circuit, susceptible to loss of data stored within in response to the voltage of the primary operating power dropping below a voltage threshold level; and a backup power-supplying circuit, including an energy-storage component, designed to hold sufficient energy to provide substantially all of the operating power to the memory circuits upon loss of externally-supplied power during a minimum time period sufficient to permit transfer of data from the volatile memory circuit to the solid-state non-volatile memory circuit in order to maintain the data integrity of the data storage device. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A data storage device functioning as a disc drive, the memory device comprising:
-
a disc-drive controller configured and arranged to interface with a computer system to provide mass storage; a primary non-volatile solid-state memory circuit under control of the disc-drive controller and configured and arranged to maintain data integrity in the absence of primary operating power, the primary solid-state memory circuit including a plurality of memory chips that require a programming-voltage level for programming data, and a shared power resource for delivering voltage to each chip of the plurality of memory chips; a primary power supply input receiving primary power from the computer system, the primary power having a primary voltage level different from the programming-voltage level; a voltage regulator circuit configured to receive the primary power and to generate a regulated voltage level from the primary power, the regulated voltage level being different from the primary voltage level, and provide the regulated voltage level to the shared power resource; a solid-state volatile memory circuit, under the control of a memory control circuit, susceptible to loss of data stored within in response to the voltage of the primary operating power dropping below a voltage threshold level; and a backup power-supplying circuit, including an energy-storage component, designed to hold sufficient energy to provide substantially all of the operating power to the memory circuits upon loss of externally-supplied power during a minimum time period sufficient to permit transfer of data from the volatile memory circuit to the solid-state non-volatile memory circuit in order to maintain the data integrity of the data storage device. - View Dependent Claims (10, 11, 12, 13, 14)
-
-
15. A non-volatile memory device comprising:
-
a non-volatile memory circuit for storing and providing data, the memory circuit requiring a read-voltage level to provide data and a programming-voltage level to programming data; electrical interface connections for communication of data from the memory circuit into and out of the device; electrical power connections for reception of externally supplied electrical power, the electrical power connections including a read-voltage input and a programming-voltage input; a plurality of memory storage cells for the storage of data using a voltage level higher than a voltage level of the read-voltage input; detection circuitry for monitoring externally-supplied voltage on the programming-voltage input; one or more charge pumps for generating elevated voltage levels from the externally supplied electrical power in response to the monitoring of externally-applied voltage. - View Dependent Claims (16, 17, 18, 19)
-
Specification