Chip Lockout Protection Scheme for Integrated Circuit Devices and Insertion Thereof
First Claim
1. A system for implementing a chip lockout protection scheme for an integrated circuit (IC) device, comprising:
- an on-chip password register that stores a password externally input by a user;
an on-chip security block in communication with the password register, the security block configured to generate a chip unlock signal, the value of which depends on whether the externally input password by the user matches a correct password for the IC device;
an on-chip false data generator in communication with external data inputs to the IC device;
an input protection scheme in communication with the chip unlock signal, the input protection scheme configured to gate the external data inputs to functional chip circuitry upon entry of the correct password; and
an output protection scheme in communication with the false data generator and the chip unlock signal, the output protection scheme configured to steer true chip data to external outputs of the IC device upon entry of the correct password, and to steer false data generated by the false data generator to the external outputs of the IC device upon entry of an incorrect password;
wherein the false data generated by the false data generator is deterministic and based upon external data inputs to the IC device, thereby obfuscating whether the user has actually entered the correct password or not.
1 Assignment
0 Petitions
Accused Products
Abstract
A system for implementing a chip lockout protection scheme for an IC device includes an on-chip password register that stores a password externally input by a user; an on-chip security block that generates a chip unlock signal, depending on whether the externally input password matches a correct password; an on-chip false data generator; an input protection scheme configured to gate the external data inputs to functional chip circuitry upon entry of the correct password; and an output protection scheme in communication configured to steer true chip data to external outputs of the IC device upon entry of the correct password, and to steer false data generated by the false data generator to the external outputs upon entry of an incorrect password. The false generated by the false data generator is deterministic and based upon external data inputs, thereby obfuscating whether or not the correct password has been entered.
-
Citations
20 Claims
-
1. A system for implementing a chip lockout protection scheme for an integrated circuit (IC) device, comprising:
-
an on-chip password register that stores a password externally input by a user; an on-chip security block in communication with the password register, the security block configured to generate a chip unlock signal, the value of which depends on whether the externally input password by the user matches a correct password for the IC device; an on-chip false data generator in communication with external data inputs to the IC device; an input protection scheme in communication with the chip unlock signal, the input protection scheme configured to gate the external data inputs to functional chip circuitry upon entry of the correct password; and an output protection scheme in communication with the false data generator and the chip unlock signal, the output protection scheme configured to steer true chip data to external outputs of the IC device upon entry of the correct password, and to steer false data generated by the false data generator to the external outputs of the IC device upon entry of an incorrect password; wherein the false data generated by the false data generator is deterministic and based upon external data inputs to the IC device, thereby obfuscating whether the user has actually entered the correct password or not. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A method for implementing a chip lockout protection scheme for an integrated circuit (IC) device, the method comprising:
-
inserting an on-chip password register that stores a password externally input by a user; inserting an on-chip security block in communication with the password register, the security block configured to generate a chip unlock signal, the value of which depends on whether the externally input password by the user matches a correct password for the IC device; inserting an on-chip false data generator in communication with external data inputs to the IC device; inserting an input protection scheme in communication with the chip unlock signal, the input protection scheme configured to gate the external data inputs to functional chip circuitry upon entry of the correct password; and inserting an output protection scheme in communication with the false data generator and the chip unlock signal, the output protection scheme configured to steer true chip data to external outputs of the IC device upon entry of the correct password, and to steer false data generated by the false data generator to the external outputs of the IC device upon entry of an incorrect password; wherein the false data generated by the false data generator is deterministic and based upon external data inputs to the IC device, thereby obfuscating whether the user has actually entered the correct password or not. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19, 20)
-
Specification