SMALL UNIT INTERNAL VERIFY READ IN A MEMORY DEVICE
First Claim
1. A method for a verify read in a memory device, the method comprising:
- performing a read operation of a plurality of columns of memory cells of a grouping of columns of the memory device;
masking a subset of the plurality of read columns of memory cells; and
determining if the grouping of columns is unusable in response to only those columns of the grouping of columns that are not masked.
8 Assignments
0 Petitions
Accused Products
Abstract
Methods for small unit internal verify read operation and a memory device are disclosed. In one such method, expected data is programmed into a grouping of columns of memory cells (e.g., memory block). Mask data is loaded into a third dynamic data cache of three dynamic data caches. The expected data is loaded into a second data cache. After a read operation of programmed columns of memory cells, the read data is compared to the expected data and error bit indicators are stored in the second data cache in the error bit locations. The second data cache is masked with the mask data so that only those error bits that are unmasked are counted. If the number of unmasked error bit indicators is greater than a threshold, the memory block is marked as unusable.
386 Citations
20 Claims
-
1. A method for a verify read in a memory device, the method comprising:
-
performing a read operation of a plurality of columns of memory cells of a grouping of columns of the memory device; masking a subset of the plurality of read columns of memory cells; and determining if the grouping of columns is unusable in response to only those columns of the grouping of columns that are not masked. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method for a verify read in a memory device, the method comprising:
-
programming expected data to a grouping of memory cells; storing mask data to a first plurality of caches, each cache bit associated with a different column of the grouping of memory cells; copying the mask data from the first plurality of caches to a second plurality of caches, each cache bit associated with a different column of the grouping of memory cells; storing the expected data to the first plurality of caches; copying the mask data from the second plurality of caches to a third plurality of caches, each cache bit associated with a different column of the grouping of memory cells; reading data from a subset of the grouping of memory cells; comparing the read data with the expected data; storing, in response to comparing, an error indication in bit locations of the second plurality of caches for each column having an error bit; masking particular bit locations of the second plurality of data caches in response to the mask data; comparing a reference current to a judged current; and marking the grouping of memory cells unusable in response to comparing the reference current to the judged current. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A memory device comprising:
-
an array of memory cells organized in columns and rows; a plurality of data caches coupled to the array of memory cells, each column associated with a different bit location of each data cache; and memory control circuitry coupled to the array of memory cells, the memory control circuitry is configured to execute a read operation of a group of columns of the array of memory cells, the memory control circuitry further configured to store an error indication for each data cache bit location associated with a column of the group of columns having an error, mask a subset of the data cache bit locations, and determine if the group of columns is unusable in response to only those bit locations that are unmasked. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
Specification