TOUCH DISPLAY PANELS AND MANUFACTURE METHODS THEREOF
First Claim
1. A touch display panel comprising:
- a substrate;
a plurality of gate lines disposed on the substrate;
a plurality of data lines disposed on the substrate, wherein the data lines and the gate lines define a plurality of pixel regions on the substrate;
a plurality of data output lines disposed on the substrate, wherein each data output line is disposed next to one data line;
a plurality of thin film transistors respectively disposed in the pixel regions, wherein each thin film transistor is electrically connected to the corresponding gate line and the corresponding data line; and
a plurality of detection capacitors respectively disposed in the pixel regions, wherein each detection capacitor is electrically connected to the corresponding gate line and the corresponding data line.
2 Assignments
0 Petitions
Accused Products
Abstract
A touch display panel is provided and includes a substrate, a plurality of gate lines, a plurality of data lines, a plurality of data output lines, a plurality of thin film transistors, and a plurality of detection capacitors. The gate lines are disposed on the substrate. The data lines are disposed on the substrate. The data lines and the gate lines define a plurality of pixel regions on the substrate. The data output lines are disposed on the substrate, and each data output line is disposed next to one data line. The thin film transistors are respectively disposed in the pixel regions. Each thin film transistor is electrically connected to the corresponding gate line and the corresponding data line. The detection capacitors are respectively disposed in the pixel regions. Each detection capacitor is electrically connected to the corresponding gate line and the corresponding data line.
16 Citations
20 Claims
-
1. A touch display panel comprising:
-
a substrate; a plurality of gate lines disposed on the substrate; a plurality of data lines disposed on the substrate, wherein the data lines and the gate lines define a plurality of pixel regions on the substrate; a plurality of data output lines disposed on the substrate, wherein each data output line is disposed next to one data line; a plurality of thin film transistors respectively disposed in the pixel regions, wherein each thin film transistor is electrically connected to the corresponding gate line and the corresponding data line; and a plurality of detection capacitors respectively disposed in the pixel regions, wherein each detection capacitor is electrically connected to the corresponding gate line and the corresponding data line. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A manufacture method of a touch display panel comprising:
-
providing a substrate; forming a gate and a first electrode on the substrate; forming a dielectric layer on the substrate to cover the gate and the first electrode; forming a channel layer on a portion of the dielectric layer which is over the gate and forming a second electrode on a portion of the dielectric layer which is over the first electrode; forming a source and a drain on the channel layer and forming an output electrode on the second electrode; forming a protection layer on the substrate and forming a via hole on the protection layer, wherein the via hole is disposed on the drain; and forming a pixel electrode on the substrate, wherein the pixel electrode is electrically connected to the drain through the via hole. - View Dependent Claims (9, 10, 11, 12, 13)
-
-
14. A touch display panel comprising:
-
a substrate; a plurality of gate lines disposed on the substrate; a plurality of data lines disposed on the substrate, wherein the data lines and the gate lines define a plurality of pixel regions on the substrate; a plurality of detection scan lines disposed on the substrate, wherein each detection scan line is disposed next to one data line; a plurality of common lines disposed on the substrate; a plurality of thin film transistors respectively disposed in the pixel regions, wherein each thin film transistor is electrically connected to the corresponding gate line and the corresponding data line; a plurality of auxiliary transistors respectively disposed in the pixel regions, wherein each auxiliary transistor is electrically connected to the corresponding detection scan line and the corresponding data line; and a plurality of detection capacitors respectively disposed in the pixel regions, wherein each detection capacitor is electrically connected to the corresponding common line and the corresponding auxiliary transistor. - View Dependent Claims (15, 16, 17, 18, 19, 20)
-
Specification