TFT-LCD ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF
First Claim
Patent Images
1. A thin film transistor liquid crystal display (TFT-LCD) array substrate comprising:
- a substrate,a gate line and a data line formed on the substrate, anda pixel electrode and a thin film transistor formed in a pixel region defined by the gate line and the data line,wherein the thin film transistor comprises a gate electrode, a source electrode, and a transparent drain electrode, and the transparent drain electrode is electrically connected with the pixel electrode.
1 Assignment
0 Petitions
Accused Products
Abstract
An embodiment of the invention relates to a TFT-LCD array substrate comprising a substrate, a gate line and a data line formed on the substrate, a pixel electrode and a thin film transistor formed in a pixel region defined by the gate line and the data line, wherein the thin film transistor comprises a gate electrode, a source electrode, and a transparent drain electrode, and the transparent drain electrode is electrically connected with the pixel electrode.
33 Citations
19 Claims
-
1. A thin film transistor liquid crystal display (TFT-LCD) array substrate comprising:
-
a substrate, a gate line and a data line formed on the substrate, and a pixel electrode and a thin film transistor formed in a pixel region defined by the gate line and the data line, wherein the thin film transistor comprises a gate electrode, a source electrode, and a transparent drain electrode, and the transparent drain electrode is electrically connected with the pixel electrode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
-
11. A manufacturing method of a thin film transistor liquid crystal display (TFT-LCD) array substrate, comprising:
-
Step 1, depositing a gate metal film on a substrate and forming patterns including a gate line and a gate electrode by a patterning process; Step 2, forming patterns including an active layer, a data line, a source electrode and a passivation layer via hole in a passivation layer with on the substrate after step 1, wherein the passivation layer via hole exposes the surface of the active layer in the drain electrode region; and Step 3, depositing a transparent conductive film on the substrate after step 2 and forming patterns of a transparent drain electrode and a pixel electrode which are in an integral structure and connected with each other. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18, 19)
-
Specification