Method for forming NAND typed memory device
First Claim
1. A method for fabricating a NAND type flash memory device comprising:
- defining a select transistor region and a memory cell region in a semiconductor substrate;
forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over the semiconductor substrate;
etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer in the select transistor region;
forming a low resistance layer in the opening;
forming a control gate conductive layer over the semiconductor substrate; and
etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer, thereby forming gate stacks of memory cells and source/drain select transistors.
0 Assignments
0 Petitions
Accused Products
Abstract
A method for fabricating a NAND type flash memory device includes defining a select transistor region and a memory cell region in a semiconductor substrate, forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over a semiconductor substrate, etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer, forming a low resistance layer in the opening, forming a control gate conductive layer over the semiconductor substrate, and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer to form gate stacks of memory cells and source/drain select transistors.
-
Citations
12 Claims
-
1. A method for fabricating a NAND type flash memory device comprising:
-
defining a select transistor region and a memory cell region in a semiconductor substrate; forming a tunnel insulating layer, a floating gate conductive layer, and a dielectric layer over the semiconductor substrate; etching the dielectric layer, thereby forming an opening exposing the floating gate conductive layer in the select transistor region; forming a low resistance layer in the opening; forming a control gate conductive layer over the semiconductor substrate; and etching the control gate conductive layer, the dielectric layer, the floating gate conductive layer, and the tunnel insulating layer, thereby forming gate stacks of memory cells and source/drain select transistors. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
Specification