METHOD FOR MANUFACTURING AND TESTING AN INTEGRATED ELECTRONIC CIRCUIT
First Claim
1. A method for manufacturing and for testing an integrated circuit, comprising the steps of:
- forming, on the upper portion of the integrated circuit, a passivation layer comprising openings at the level of metal tracks of the last interconnect stack of the integrated circuit;
forming, in the openings, first pads connected to second pads formed on the passivation layer by conductive track sections, the first pads being intended for the connection of the integrated circuit;
testing the integrated circuit by bringing test tips in contact with the second pads;
depositing a multiple-layer conductive stack, for connection with conductive bumps, on the structure; and
etching the multiple-layer stack, except above the first pads, said track sections being of a material such that said etching also removes said track sections, whereby the first and second pads are disconnected.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for manufacturing and for testing an integrated circuit, including the steps of forming, on the upper portion of the integrated circuit, a passivation layer including openings at the level of metal tracks of the last interconnect stack of the integrated circuit; forming, in the openings, first pads connected to second pads formed on the passivation layer by conductive track sections, the first pads being intended for the connection of the integrated circuit; testing the integrated circuit by bringing test tips in contact with the second pads; and eliminating at least a portion of at least one of the conductive track sections.
-
Citations
8 Claims
-
1. A method for manufacturing and for testing an integrated circuit, comprising the steps of:
-
forming, on the upper portion of the integrated circuit, a passivation layer comprising openings at the level of metal tracks of the last interconnect stack of the integrated circuit; forming, in the openings, first pads connected to second pads formed on the passivation layer by conductive track sections, the first pads being intended for the connection of the integrated circuit; testing the integrated circuit by bringing test tips in contact with the second pads; depositing a multiple-layer conductive stack, for connection with conductive bumps, on the structure; and etching the multiple-layer stack, except above the first pads, said track sections being of a material such that said etching also removes said track sections, whereby the first and second pads are disconnected. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification