×

METHOD FOR MANUFACTURING AND TESTING AN INTEGRATED ELECTRONIC CIRCUIT

  • US 20110092000A1
  • Filed: 05/20/2009
  • Published: 04/21/2011
  • Est. Priority Date: 05/22/2008
  • Status: Active Grant
First Claim
Patent Images

1. A method for manufacturing and for testing an integrated circuit, comprising the steps of:

  • forming, on the upper portion of the integrated circuit, a passivation layer comprising openings at the level of metal tracks of the last interconnect stack of the integrated circuit;

    forming, in the openings, first pads connected to second pads formed on the passivation layer by conductive track sections, the first pads being intended for the connection of the integrated circuit;

    testing the integrated circuit by bringing test tips in contact with the second pads;

    depositing a multiple-layer conductive stack, for connection with conductive bumps, on the structure; and

    etching the multiple-layer stack, except above the first pads, said track sections being of a material such that said etching also removes said track sections, whereby the first and second pads are disconnected.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×