×

Wirebond-less Semiconductor Package

  • US 20110095411A1
  • Filed: 12/13/2010
  • Published: 04/28/2011
  • Est. Priority Date: 08/14/2006
  • Status: Active Grant
First Claim
Patent Images

1. A semiconductor device package, comprisinga top surface and a bottom surface parallel to the top surface and four side surfaces perpendicular to the top surface and the bottom surface;

  • a leadframe having a flat top side, contacts extending from an etched bottom side parallel to the top side, and edges with severed stubs,the contacts downwardly extending and coplanar with of the bottom surface of the package;

    the severed stubs of the leadframe extending outwardly and having ends coextensive with the side surfaces of the package;

    a semiconductor chip having a top side affixed to the flat top side of the leadframe with a conductive adhesive;

    a clip having a flat top side, a flat bottom side, edges with severed stubs and a downwardly depending leg portion;

    the bottom side of the clip affixed to a top side of the semiconductor chip with a conductive adhesive;

    the severed stubs of the clip extending outwardly and having ends coextensive with the side surfaces;

    the leg portion of the clip affixed to the flat top side of the leadframe; and

    the encapsulating material encapsulating the leadframe, the semiconductor chip, the metallic clip, forming the top surface, the bottom surface, and the four side surfaces of the device package, exposing the contacts from the bottom surface and the ends of the stubs at the side surfaces of the package.

View all claims
  • 0 Assignments
Timeline View
Assignment View
    ×
    ×