×

HYBRID BONDING INTERFACE FOR 3-DIMENSIONAL CHIP INTEGRATION

  • US 20110101537A1
  • Filed: 10/29/2009
  • Published: 05/05/2011
  • Est. Priority Date: 10/29/2009
  • Status: Active Grant
First Claim
Patent Images

1. A bonded structure comprising:

  • a first substrate including a first diffusion resistant dielectric material layer and a first bondable dielectric material portion, wherein said first bondable dielectric material portion is embedded in said first diffusion resistant dielectric material layer;

    a second substrate including a second diffusion resistant dielectric material layer and a second bondable dielectric material portion, wherein said second bondable dielectric material portion is embedded in said second diffusion resistant dielectric material layer and said first and second bondable dielectric material portions are bonded to form a bonded dielectric material portion; and

    a through-substrate-via (TSV) structure extending through said first substrate and said second substrate, wherein said bonded dielectric material portion laterally surrounds a portion of said TSV structure and is encapsulated by said first and second diffusion resistant dielectric material layers and said TSV structure.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×