VOLTAGE REGULATOR CIRCUIT

• US 20110101942A1
• Filed: 10/21/2010
• Published: 05/05/2011
• Est. Priority Date: 10/30/2009
• Status: Active Grant

• Current Assignee: Semiconductor Energy Laboratory Co., Ltd.
• Original Assignee: Semiconductor Energy Laboratory Co., Ltd.
• Inventors: Noda, Kosei, Takahashi, Kei, Koyama, Jun, Yamazaki, Shunpei, Tsubuku, Masashi
• Granted Patent: US 8,766,608 B2
• Time in Patent Office: Days
• US Class Current: 323/282
• CPC Class Codes: H01L 27/1225 with semiconductor materials not belonging to the group IV of the periodic table, e.g. InGaZnO
• CPC Class Codes: H01L 27/1255 integrated with passive devices, e.g. auxiliary capacitors
• CPC Class Codes: H01L 29/7869 having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate
• CPC Class Codes: H02M 3/07 using capacitors charged and discharged alternately by semiconductor devices with control electrode , e.g. charge pumps
• CPC Class Codes: H02M 3/158 including plural semiconductor devices as final control devices for a single load

Abstract

A voltage regulator circuit includes a transistor and a capacitor. The transistor includes a gate, a source, and a drain, a first signal is inputted to one of the source and the drain, a second signal which is a clock signal is inputted to the gate, an oxide semiconductor layer is used for a channel formation layer, and an off-state current is less than or equal to 10 aA/μm. The capacitor includes a first electrode and a second electrode, the first electrode is electrically connected to the other of the source and the drain of the transistor, and a high power source voltage and a low power source voltage are alternately applied to the second electrode.

Claims

1. A voltage regulator circuit comprising:

a transistor comprising a gate, a source, and a drain; and

a capacitor comprising a first electrode and a second electrode,

wherein a first signal is inputted to one of the source and the drain of the transistor,

wherein a second signal which is a clock signal is inputted to the gate of the transistor,

wherein an oxide semiconductor layer is used for a channel formation layer of the transistor,

wherein an off-state current of the transistor is less than or equal to 10 aA/μ

m,

wherein the first electrode of the capacitor is electrically connected to the other of the source and the drain of the transistor,

wherein a high power source voltage and a low power source voltage are alternately applied to the second electrode of the capacitor,

wherein a first voltage of the first signal is stepped up or down to obtain a third signal, and

wherein the third signal which has a second voltage obtained by stepping up or down the first voltage of the first signal is outputted as an output signal through the other of the source and the drain of the transistor.

2. The voltage regulator circuit according to claim 1, wherein the off-state current of the transistor is less than or equal to 100 zA/μ

m.

3. The voltage regulator circuit according to claim 1, wherein a carrier concentration of the oxide semiconductor layer is less than or equal to 5×

10¹⁴/cm³.

4. A semiconductor device comprising:

a first transistor comprising a first electrode, a second electrode, and a third electrode;

a second transistor comprising a fourth electrode, a fifth electrode, and a sixth electrode; and

a capacitor comprising a seventh electrode and a eighth electrode,

wherein the third electrode of the first transistor, the fourth electrode of the second transistor, and the seventh electrode of the capacitor are electrically connected to each other,

wherein the second electrode of the first transistor is configured so that a clock signal is applied to the second electrode of the first transistor,

wherein the fifth electrode of the second transistor is configured so that an inverted clock signal of the clock signal is applied to the fifth electrode of the second transistor,

wherein the eighth electrode is configured so that a first voltage and a second voltage is alternately applied to the eighth electrode,

wherein the second voltage is higher than the first voltage, and

wherein each of the first transistor and the second transistor comprises an oxide semiconductor layer.

5. The semiconductor device according to claim 4,

wherein the first voltage is a low power source voltage, and

wherein the second voltage is a high power source voltage

6. The semiconductor device according to claim 4, wherein each of the first transistor and the second transistor has an off-state current of 10 aA/μ

m or less.

7. The semiconductor device according to claim 4, wherein each of the first transistor and the second transistor has an off state current of 100 zA/μ

m or less.

8. The semiconductor device according to claim 4, wherein a carrier concentration of the oxide semiconductor layer is less than or equal to 5×

10¹⁴/cm³.

9. A semiconductor device comprising:

a first transistor comprising a first electrode, a second electrode, and a third electrode;

a second transistor comprising a fourth electrode, a fifth electrode, and a sixth electrode;

a third transistor comprising a seventh electrode;

a eighth electrode, and a ninth electrode;

a fourth transistor comprising a tenth electrode, a eleventh electrode, and a twelfth electrode;

a capacitor comprising a thirteenth electrode and a fourteenth electrode;

a first wiring; and

a second wiring,

wherein the third electrode of the first transistor, the fourth electrode of the second transistor, and the thirteenth electrode of the capacitor are electrically connected to each other,

wherein the ninth electrode of the third transistor, the tenth electrode of the fourth transistor, and the fourteenth electrode of the capacitor are electrically connected to each other,

wherein the first wiring is electrically connected to the second electrode of the first transistor,

wherein the second wiring is electrically connected to the fifth electrode of the second transistor,

wherein each of the first transistor and the second transistor comprises an oxide semiconductor layer,

wherein the third transistor is configured so that a first voltage is applied to the seventh electrode of the third transistor,

wherein the fourth transistor is configured so that a second voltage is applied to the twelfth electrode of the fourth transistor, and

wherein the second voltage is higher than the first voltage.

10. The semiconductor device according to claim 9,

wherein the eighth electrode of the third transistor is electrically connected to the first wiring, and

wherein the eleventh electrode of the fourth transistor is electrically connected to the second wiring.

11. The semiconductor device according to claim 9,

wherein the eighth electrode of the third transistor is electrically connected to the second wiring, and

wherein the eleventh electrode of the fourth transistor is electrically connected to the first wiring.

12. The semiconductor device according to claim 9,

wherein the first wiring is configured so that a clock signal is input to the first wiring, and

wherein the second wiring is configured so that an inverted clock signal of the clock signal is input to the second wiring.

13. The semiconductor device according to claim 9,

wherein the first voltage is a low power source voltage, and

wherein the second voltage is a high power source voltage

14. The semiconductor device according to claim 9, wherein each of the first transistor and the second transistor has an off-state current of 10 aA/μ

m or less.

15. The semiconductor device according to claim 9, wherein each of the first transistor and the second transistor has an off-state current of 100 zA/μ

m or less.

16. The semiconductor device according to claim 9, wherein a carrier concentration of the oxide semiconductor layer is less than or equal to 5×

10¹⁴/cm³.