×

Integrated Circuit Die Stacks With Translationally Compatible Vias

  • US 20110108972A1
  • Filed: 11/12/2009
  • Published: 05/12/2011
  • Est. Priority Date: 11/12/2009
  • Status: Active Grant
First Claim
Patent Images

1. An integrated circuit die stack comprising:

  • a first die mounted upon a substrate, the first die comprising pass-through vias (‘

    PTVs’

    ), each PTV comprising a conductive pathway through the first die with no connection to any circuitry on the first die; and

    a second die, identical to the first die, shifted in position with respect to the first die and mounted upon the first die so that the PTVs in the first die connect conductors from the substrate through the first die to the TSVs in the second die, each TSV on the second die comprising a conductive pathway through the second die that is also connected to electronic circuitry on the second die, the TSVs and PTVs disposed upon each identical die with the positions of the TSVs and PTVs on each identical die translationally compatible with respect to the TSVs and PTVs on the other identical die so that the second die'"'"'s shift in position aligns PTVs in the first die with TSVs in the second die.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×