MULTIPLE PROCESSOR SYSTEM AND METHOD INCLUDING MULTIPLE MEMORY HUB MODULES
First Claim
1. A memory module, comprising:
- a plurality of memory devices; and
a memory hub comprising;
a plurality of memory controllers, each of the memory controllers being coupled to at least one of the memory devices in the memory module; and
a switch having a first plurality of switch ports, a second plurality of switch ports, and a plurality of memory ports coupled to respective ones of the memory controllers, the cross-bar switch being configured to couple each of the switch ports in the first plurality to either any one of the second plurality of switch ports or any one of the memory ports.
1 Assignment
0 Petitions
Accused Products
Abstract
A processor-based electronic system includes several memory modules arranged in first and second ranks. The memory modules in the first rank are directly accessed by any of several processors, and the memory modules in the second rank are accessed by the processors through the memory modules in the first rank. The data bandwidth between the processors and the memory modules in the second rank is varied by varying the number of memory modules in the first rank that are used to access the memory module in the second set. Each of the memory modules includes several memory devices coupled to a memory hub. The memory hub includes a memory controller coupled to each memory device, a link interface coupled to a respective processor or memory module, and a cross bar switch coupling any of the memory controllers to any of the link interfaces.
-
Citations
8 Claims
-
1. A memory module, comprising:
-
a plurality of memory devices; and a memory hub comprising; a plurality of memory controllers, each of the memory controllers being coupled to at least one of the memory devices in the memory module; and a switch having a first plurality of switch ports, a second plurality of switch ports, and a plurality of memory ports coupled to respective ones of the memory controllers, the cross-bar switch being configured to couple each of the switch ports in the first plurality to either any one of the second plurality of switch ports or any one of the memory ports. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
Specification