INTEGRATED CIRCUIT PACKAGE SYSTEM FOR ELECTROMAGNETIC ISOLATION AND METHOD FOR MANUFACTURING THEREOF
First Claim
Patent Images
1. A method for manufacturing an integrated circuit package system comprising:
- providing a lead frame;
forming an integrated circuit package including the lead frame;
providing a selectively exposed area on the lead frame; and
coating a conductive shielding layer on the integrated circuit package for coupling the selectively exposed area.
4 Assignments
0 Petitions
Accused Products
Abstract
A method for manufacturing an integrated circuit package system includes: providing a lead frame; forming an integrated circuit package including the lead frame; providing a selectively exposed area on the lead frame; and coating a conductive shielding layer on the integrated circuit package for coupling the selectively exposed area.
-
Citations
18 Claims
-
1. A method for manufacturing an integrated circuit package system comprising:
-
providing a lead frame; forming an integrated circuit package including the lead frame; providing a selectively exposed area on the lead frame; and coating a conductive shielding layer on the integrated circuit package for coupling the selectively exposed area. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method for manufacturing an integrated circuit package system comprising:
-
providing a lead frame having a leadfinger; forming an integrated circuit package including the lead frame by molding an insulating compound; providing a selectively exposed area on the leadfinger by blocking a selectively exposed lead from the insulating compound; coating a conductive shielding layer on the integrated circuit package for coupling the selectively exposed area including electrically coupling the selectively exposed lead; and singulating an integrated circuit package system from the lead frame. - View Dependent Claims (7, 8, 9)
-
-
10. An integrated circuit package system comprising:
-
a leadfinger singulated from a lead frame; an integrated circuit package includes the leadfinger; a selectively exposed area on the leadfinger; and a conductive shielding layer, on the integrated circuit package, coupled to the selectively exposed area. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
Specification