PROCESSOR POWER MANAGEMENT
First Claim
Patent Images
1. A method, comprising:
- operating a processor at a first power control strategy;
determining whether a workload of a task running on a processor has fallen below a lower threshold; and
changing to a second power control strategy to operate the processor based on determining that the workload of the task has fallen below the lower threshold.
1 Assignment
0 Petitions
Accused Products
Abstract
A method comprises operating a processor at a first power control strategy. Such a method further comprises determining whether a workload of a task running on a processor has fallen below a lower threshold, and changing to a second power control strategy to operate the processor based on determining that the workload of the task has fallen below the lower threshold.
-
Citations
26 Claims
-
1. A method, comprising:
-
operating a processor at a first power control strategy; determining whether a workload of a task running on a processor has fallen below a lower threshold; and changing to a second power control strategy to operate the processor based on determining that the workload of the task has fallen below the lower threshold. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A system, comprising:
-
a processor; and a power and clock supply coupled to said processor; wherein said processor asserts an operating point signal to said power and clock supply to cause the power and clock supply to implement an operating point for the processor; and wherein the processor asserts said operating point signal to cause the power and clock supply to operate the processor in a first power controls strategy, determines whether a workload of a task running on the processor has fallen below a lower threshold and, based on the workload of the task being below the lower threshold, asserts said operating signal to cause the power and clock supply to operate the processor in a second power control strategy. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19)
-
-
20. A processor, comprising:
-
a processor core; and a dynamic power control (DPC); wherein said DPC asserts an operating point signal to a power and clock supply to cause the power and clock supply to implement an operating point for the processor; and wherein the DPC asserts said operating point signal to request the power and clock supply to operate the processor in a first power controls strategy, determines whether a workload of a task running on the processor has fallen below a lower threshold and, based on the workload of the task being below the lower threshold, asserts said operating signal to request the power and clock supply to operate the processor in a second power control strategy. - View Dependent Claims (21, 22, 23, 24, 25, 26)
-
Specification