LEVEL SHIFTER USING SR-FLIP FLOP
First Claim
1. A level shifter configured to receive an input signal having a level set to one from among a first lower voltage and a first upper voltage which form a voltage pair, and to level-shift the input signal thus received so as to output an output signal having a level set to one from among a second lower voltage and a second upper voltage which form a voltage pair, the level shifter comprising:
- an SR flip-flop configured to generate an output signal which is switched to the second upper voltage upon receiving a positive edge of a signal via a set terminal thereof, and which is switched to the second lower voltage upon receiving a positive edge of a signal via a reset terminal thereof;
a first logical gate configured to generate the logical AND of a feedback signal having the inverted logical level of the output signal of the SR flip-flop and the input signal, and to output the logical AND thus generated to the set terminal of the SR flip-flop; and
a second logical gate configured to generate the logical NOR of the feedback signal and the input signal, and to output the logical NOR thus generated to the reset terminal of the SR flip-flop.
2 Assignments
0 Petitions
Accused Products
Abstract
A level shifter receives an input signal of either a first lower voltage or a first upper voltage which form a voltage pair, and level-shifts the input signal to output an output signal of either a second lower voltage or a second upper voltage. An SR flip-flop generates an output signal which is switched to the second upper voltage upon receiving a positive edge via its set terminal, and is switched to the second lower voltage upon receiving a positive edge via its reset terminal. An AND gate generates the logical AND of a feedback signal having the inverted logical level of the output signal of the SR flip-flop and the input signal, which is output to the set terminal of the SR flip-flop. A NOR gate generates the logical NOR of the feedback signal and the input signal, which is output to the reset terminal of the SR flip-flop.
11 Citations
20 Claims
-
1. A level shifter configured to receive an input signal having a level set to one from among a first lower voltage and a first upper voltage which form a voltage pair, and to level-shift the input signal thus received so as to output an output signal having a level set to one from among a second lower voltage and a second upper voltage which form a voltage pair, the level shifter comprising:
-
an SR flip-flop configured to generate an output signal which is switched to the second upper voltage upon receiving a positive edge of a signal via a set terminal thereof, and which is switched to the second lower voltage upon receiving a positive edge of a signal via a reset terminal thereof; a first logical gate configured to generate the logical AND of a feedback signal having the inverted logical level of the output signal of the SR flip-flop and the input signal, and to output the logical AND thus generated to the set terminal of the SR flip-flop; and a second logical gate configured to generate the logical NOR of the feedback signal and the input signal, and to output the logical NOR thus generated to the reset terminal of the SR flip-flop. - View Dependent Claims (5, 8, 13, 18)
-
-
2. A level shifter configured to receive an input signal having a level set to one from among a first lower voltage and a first upper voltage which form a voltage pair, and to level-shift the input signal thus received so as to output an output signal having a level set to one from among a second lower voltage and a second upper voltage which form a voltage pair, the level shifter comprising:
-
an SR flip-flop configured to generate an output signal which is switched to the second upper voltage upon receiving a negative edge of a signal via an inverting set terminal thereof, and which is switched to the second lower voltage upon receiving a positive edge of a signal via a reset terminal thereof; a first logical gate configured to generate the logical NAND of a feedback signal having the inverted logical level of the output signal of the SR flip-flop and the input signal, and to output the logical NAND thus generated to the inverting set terminal of the SR flip-flop; and a second logical gate configured to generate the logical NOR of the feedback signal and the input signal, and to output the logical NOR thus generated to the reset terminal of the SR flip-flop. - View Dependent Claims (6, 7, 9, 14, 19)
-
-
3. A level shifter configured to receive an input signal having a level set to one from among a first lower voltage and a first upper voltage which form a voltage pair, and to level-shift the input signal thus received so as to output an output signal having a level set to one from among a second lower voltage and a second upper voltage which form a voltage pair, the level shifter comprising:
-
an SR flip-flop configured to generate an output signal which is switched to the second upper voltage upon receiving a positive edge of a signal via a set terminal thereof, and which is switched to the second lower voltage upon receiving a negative edge of a signal via an inverting reset terminal thereof; a first logical gate configured to generate the logical AND of a feedback signal having the inverted logical level of the output signal of the SR flip-flop and the input signal, and to output the logical AND thus generated to the set terminal of the SR flip-flop; and a second logical gate configured to generate the logical OR of the feedback signal and the input signal, and to output the logical OR thus generated to the inverting reset terminal of the SR flip-flop.
-
-
4. A level shifter configured to receive an input signal having a level set to one from among a first lower voltage and a first upper voltage which form a voltage pair, and to level-shift the input signal thus received so as to output an output signal having a level set to one from among a second lower voltage and a second upper voltage which form a voltage pair, the level shifter comprising:
-
an SR flip-flop configured to generate an output signal which is switched to the second upper voltage upon receiving a negative edge of a signal via an inverting set terminal thereof, and which is switched to the second lower voltage upon receiving a negative edge of a signal via an inverting reset terminal thereof; a first logical gate configured to generate the logical NAND of a feedback signal having the inverted logical level of the output signal of the SR flip-flop and the input signal, and to output the logical NAND thus generated to the inverting set terminal of the SR flip-flop; and a second logical gate configured to generate the logical OR of the feedback signal and the input signal, and to output the logical OR thus generated to the inverting reset terminal of the SR flip-flop.
-
-
10-12. -12. (canceled)
-
20-22. -22. (canceled)
Specification