SEMICONDUCTOR DEVICE
First Claim
1. A semiconductor device comprising:
- a first transistor comprising;
a channel formation region;
a first impurity region and a second impurity region with the channel formation region interposed between the first impurity region and the second impurity region;
a first insulating layer over the channel formation region;
a first gate electrode over the channel formation region with the first insulating layer interposed therebetween;
a first electrode electrically connected to the first impurity region; and
a second electrode electrically connected to the second impurity region;
a second transistor comprising;
an oxide semiconductor layer;
a third electrode and a fourth electrode, each of the third electrode and the fourth electrode electrically connected to the oxide semiconductor layer;
a second insulating layer over the oxide semiconductor layer, the third electrode, and the fourth electrode; and
a second gate electrode overlapping the oxide semiconductor layer with the second insulating layer interposed therebetween;
a capacitor element comprising;
the third electrode;
the second insulating layer; and
a fifth electrode overlapping the third electrode with the second insulating layer interposed therebetween,wherein the first gate electrode and the third electrode are electrically connected to each other.
1 Assignment
0 Petitions
Accused Products
Abstract
A first transistor including a channel formation region, a first gate insulating layer, a first gate electrode, and a first source electrode and a first drain electrode; a second transistor including an oxide semiconductor layer, a second source electrode and a second drain electrode, a second gate insulating layer, and a second gate electrode; and a capacitor including one of the second source electrode and the second drain electrode, the second gate insulating layer, and an electrode provided to overlap with one of the second source electrode and the second drain electrode over the second gate insulating layer are provided. The first gate electrode and one of the second source electrode and the second drain electrode are electrically connected to each other.
235 Citations
11 Claims
-
1. A semiconductor device comprising:
-
a first transistor comprising; a channel formation region; a first impurity region and a second impurity region with the channel formation region interposed between the first impurity region and the second impurity region; a first insulating layer over the channel formation region; a first gate electrode over the channel formation region with the first insulating layer interposed therebetween; a first electrode electrically connected to the first impurity region; and a second electrode electrically connected to the second impurity region; a second transistor comprising; an oxide semiconductor layer; a third electrode and a fourth electrode, each of the third electrode and the fourth electrode electrically connected to the oxide semiconductor layer; a second insulating layer over the oxide semiconductor layer, the third electrode, and the fourth electrode; and a second gate electrode overlapping the oxide semiconductor layer with the second insulating layer interposed therebetween; a capacitor element comprising; the third electrode; the second insulating layer; and a fifth electrode overlapping the third electrode with the second insulating layer interposed therebetween, wherein the first gate electrode and the third electrode are electrically connected to each other.
-
-
2. A semiconductor device comprising:
-
a first gate electrode over a semiconductor with a first insulating layer interposed therebetween; a second insulating layer over the first gate electrode; a first electrode and a second electrode over the second insulating layer; an oxide semiconductor layer over the second insulating layer and electrically connected to the first electrode and the second electrode; a third insulating layer over the first electrode, the second electrode, and the oxide semiconductor layer; a third electrode over the first electrode with the third insulating layer interposed therebetween; and a second gate electrode over the oxide semiconductor layer with the third insulating layer interposed therebetween, wherein the first gate electrode and the first electrode are electrically connected to each other. - View Dependent Claims (3, 4, 5, 6, 7, 8, 9, 10, 11)
-
Specification