STACKABLE CIRCUIT STRUCTURES AND METHODS OF FABRICATION THEREOF
First Claim
1. A circuit structure comprising:
- at least one chips-first layer, each chips-first layer including;
at least one chip, each chip comprising at least one side surface, an upper surface, a lower surface, and at least one contact pad at the upper surface, and a pad mask over the upper surface with at least one opening therein exposing the at least one contact pad at the upper surface;
at least one electrically conductive structure comprising at least one side surface, an upper surface and a lower surface;
a structural material surrounding the at least one side surface of each chip of the at least one chip of the chips-first layer and surrounding the at least one side surface of each electrically conductive structure of the at least one electrically conductive structure, the structural material having an upper surface substantially coplanar with or parallel to at least one of the upper surface of the at least one chip or the upper surface of the at least one electrically conductive structure, and defining at least a portion of a front surface of the chips-first layer, and a lower surface substantially coplanar with or parallel to at least one of a lower surface of the at least one chip or a lower surface of the at least one electrically conductive structure, and defining at least a portion of a back surface of the chips-first layer, and wherein the structural material comprises a dielectric material;
a metallization layer at the front surface of the chips-first layer, the metallization layer residing at least partially on the upper surface of the structural material and at least partially on the pad mask of the at least one chip, and extending over at least one edge of the at least one chip, and wherein the metallization layer electrically connects the at least one contact pad on the upper surface of the at least one chip to the at least one electrically conductive structure, and the structural material and the pad mask over the upper surface of the at least one chip electrically isolate the metallization layer from the at least one edge of the at least one chip; and
at least one input/output interconnect structure disposed over the back surface of the at least one chips-first layer, the at least one input/output interconnect structure physically and electrically contacting the lower surface of at least one electrically conductive structure and facilitating electrical connection from the back surface of the at least one chips-first layer to the metallization layer at the front surface of the at least one chips-first layer.
1 Assignment
0 Petitions
Accused Products
Abstract
Stackable circuit structures and methods of fabrication are provided employing first level metallization directly on a chips-first layer(s), which includes: a chip(s), each with a pad mask over its upper surface and openings exposing its contact pads; electrically conductive structures; and structural dielectric material surrounding the side surfaces of the chips and the conductive structures. Each chips-first layer further includes a metallization layer on the front surface of the layer, residing at least partially on the pad mask and extending over an edge of the chip. Together, the pad mask and the structural material electrically isolate the metallization layer from the chip. Input/output interconnect structures physically and electrically contact the metallization layer over the front surface and/or the lower surfaces of the electrically conductive structures at the back surface of the chips-first layer, to facilitate input/output connection to chips of the layers in a stack.
227 Citations
20 Claims
-
1. A circuit structure comprising:
-
at least one chips-first layer, each chips-first layer including; at least one chip, each chip comprising at least one side surface, an upper surface, a lower surface, and at least one contact pad at the upper surface, and a pad mask over the upper surface with at least one opening therein exposing the at least one contact pad at the upper surface; at least one electrically conductive structure comprising at least one side surface, an upper surface and a lower surface; a structural material surrounding the at least one side surface of each chip of the at least one chip of the chips-first layer and surrounding the at least one side surface of each electrically conductive structure of the at least one electrically conductive structure, the structural material having an upper surface substantially coplanar with or parallel to at least one of the upper surface of the at least one chip or the upper surface of the at least one electrically conductive structure, and defining at least a portion of a front surface of the chips-first layer, and a lower surface substantially coplanar with or parallel to at least one of a lower surface of the at least one chip or a lower surface of the at least one electrically conductive structure, and defining at least a portion of a back surface of the chips-first layer, and wherein the structural material comprises a dielectric material; a metallization layer at the front surface of the chips-first layer, the metallization layer residing at least partially on the upper surface of the structural material and at least partially on the pad mask of the at least one chip, and extending over at least one edge of the at least one chip, and wherein the metallization layer electrically connects the at least one contact pad on the upper surface of the at least one chip to the at least one electrically conductive structure, and the structural material and the pad mask over the upper surface of the at least one chip electrically isolate the metallization layer from the at least one edge of the at least one chip; and at least one input/output interconnect structure disposed over the back surface of the at least one chips-first layer, the at least one input/output interconnect structure physically and electrically contacting the lower surface of at least one electrically conductive structure and facilitating electrical connection from the back surface of the at least one chips-first layer to the metallization layer at the front surface of the at least one chips-first layer. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A circuit structure comprising:
-
a stack of multiple chips-first layers, each chips-first layer in the stack of multiple chips-first layers comprising; at least one chip, each chip comprising at least one side surface, an upper surface, a lower surface, and at least one contact pad at the upper surface, and a pad mask over the upper surface with at least one opening therein exposing the at least one contact pad at the upper surface; at least one electrically conductive structure comprising at least one side surface, an upper surface, and a lower surface; a structural material surrounding the at least one side surface of each chip of the at least one chip of the chips-first layer and surrounding the at least one side surface of each electrically conductive structure of the at least one electrically conductive structure of the chips-first layer, the structural material having an upper surface substantially coplanar with or parallel to at least one of the upper surface of the at least one chip or the upper surface of the at least one electrically conductive structure, and defining at least a portion of a front surface of the chips-first layer, and a lower surface substantially coplanar with or parallel to at least one of the lower surface of the at least one chip or the lower surface of the at least one electrically conductive structure, and defining at least a portion of a back surface of the chips-first layer, wherein the structural material comprises a dielectric material; a metallization layer residing at least partially on the upper surface of the structural material and at least partially on the pad mask of the at least one chip, and extending over at least one edge of the least one chip, and wherein the metallization layer electrically connects the at least one contact pad on the upper surface of the at least one chip to the at least one electrically conductive structure, and the structural material and the pad mask over the upper surface of the at least one chip electrically isolate the metallization layer from the at least one edge of the at least one chip; and a plurality of input/output interconnect structures comprising input/output interconnect structures electrically connecting together a first chips-first layer and a second chips-first layer of the stack of multiple chips-first layers, the input/output interconnect structures being disposed between and electrically interconnecting at least one of the lower surface of an electrically conductive structure of the first chips-first layer and the metallization layer of the second chips-first layer, or the metallization layer of the first chips-first layer and the metallization layer of the second chips-first layer, or the lower surface of an electrically conductive structure of the first chips-first layer and the lower surface of an electrically conductive structure of the second chips-first layer. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A method of fabricating a circuit structure comprising:
-
forming a chips-first layer including; obtaining at least one chip, each chip comprising at least one side surface, an upper surface, a lower surface, and at least one contact pad at the upper surface, and a pad mask over the upper surface with at least one opening therein exposing the at least one contact pad at the upper surface; providing at least one electrically conductive structure comprising at least one side surface, an upper surface and a lower surface; disposing structural material around the at least one side surface of each chip of the at least one chip of the at least one chips-first layer and surrounding the at least one side surface of each electrically conductive structure of the at least one electrically conductive structure, the structural material having an upper surface substantially coplanar with or parallel to at least one of the upper surface of the at least one chip or the upper surface of the at least one electrically conductive structure, and defining at least a portion of a front surface of the chips-first layer, and a lower surface substantially coplanar with or parallel to at least one of a lower surface of the at least one chip or a lower surface of the at least one electrically conductive structure, and defining at least a portion of a back surface of the chips-first layer, and wherein the structural material comprises a dielectric material; and patterning a metallization layer on the front surface of the chips-first layer, the metallization layer residing at least partially on the upper surface of the structural material and at least partially on the pad mask of the at least one chip, and extending over at least one edge of the at least one chip, and wherein the metallization layer electrically connects the at least one contact pad on the upper surface of the at least one chip to the at least one electrically conductive structure, and the structural material and the pad mask over the upper surface of the at least one chip electrically isolate the metallization layer from the at least one edge of the at least one chip; and providing at least one input/output interconnect structure disposed over the back surface of the at least one chips-first layer, the at least one input/output interconnect structure physically and electrically contacting the lower surface of the at least one electrically conductive structure and facilitating electrical connection from the back surface of the at least one chips-first layer to the metallization layer at the front surface of the at least one chips-first layer.
-
-
19. A method of fabricating a circuit structure comprising:
-
forming a stack of multiple chips-first layers, each chip s-first layer of the stack of multiple chips-first layers comprising; at least one chip, each chip comprising at least one side surface, an upper surface, a lower surface, and at least one contact pad at the upper surface, and a pad mask over the upper surface with at least one opening therein exposing the at least one contact pad at the upper surface; at least one electrically conductive structure comprising at least one side surface, an upper surface, and a lower surface; a structural material surrounding the at least one side surface of each chip of the least one chip of the chips-first layer and surrounding the at least one side surface of each electrically conductive structure of the at least one electrically conductive structure of the chips-first layer, the structure material having an upper surface substantially coplanar with or parallel to at least one of the upper surface of the at least one chip or the upper surface of the at least one electrically conductive structure, and defining at least a portion of a front surface of the chips-first layer, and a lower surface substantially coplanar with or parallel to at least one of the lower surface of the at least one chip or the lower surface of the at least one electrically conductive structure, and defining at least a portion of a back surface of the chips-first layer, wherein the structural material comprises a dielectric material; a metallization layer residing at least partially on the upper surface of the structural material and at least partially on the pad mask of the at least one chip, and extending over at least one edge of the least one chip, and wherein the metallization layer electrically connects the at least one contact pad on the upper surface of the at least one chip to the at least one electrically conductive structure, and the structural material and the pad mask over the upper surface of the at least one chip electrically isolate the metallization layer from the at least one edge of the at least one chip; and providing a plurality of input/output interconnect structures comprising input/output interconnect structures electrically connecting together a first chips-first layer and a second chips-first layer of the stack of multiple chips-first layers, the input/output interconnect structures being disposed between and electrically interconnecting at least one of the lower surface of an electrically conductive structure of the first chips-first layer and the metallization layer of the second chips-first layer or the metallization layer of the first chips-first layer and the metallization layer of the second chips-first layer, or the lower surface of an electrically conductive structure of the first chips-first layer and the lower surface of an electrically conductive structure of the second chips-first layer.
-
-
20. A method of facilitating use of a process carrier during fabrication of a circuit structure, the method comprising:
-
during fabrication of the circuit structure, retaining a metal seed layer over a surface of the circuit structure disposed as a result of a metallization patterning of the surface of the circuit structure; adhesively bonding the process carrier to the surface of the circuit structure; subsequently separating the process carrier from the circuit structure, wherein at least a portion of adhesive securing the process carrier to the surface of circuit structure remains on the circuit structure; etching the adhesive, wherein the seed metal protects the metallization patterning during etching of the adhesive; and subsequently etching the seed metal from the surface of the circuit structure.
-
Specification