Heterogeneous computer architecture based on partial reconfiguration

• US 20110153981A1
• Filed: 12/23/2009
• Published: 06/23/2011
• Est. Priority Date: 12/23/2009
• Status: Active Grant

• Current Assignee: L-3 Communications Integrated Systems LP (L3Harris Technologies, Inc.)
• Original Assignee: L-3 Communications Integrated Systems LP (L3Harris Technologies, Inc.)
• Inventors: Adams, Timothy M., Bennett, Aya N., Sanford, Mathew A., Yancey, Jerry
• Granted Patent: US 8,368,423 B2
• Time in Patent Office: Days
• US Class Current: 712/15
• CPC Class Codes: G06F 15/7867 with reconfigurable architecture

Abstract

Systems and methods for partial reconfiguration of reconfigurable application specific integrated circuit (ASIC) devices that may employ an interconnection template to allow partial reconfiguration (PR) blocks of an ASIC device to be selectively and dynamically interconnected and/or disconnected in standardized fashion from communication with a packet router within the same ASIC device.

Claims

1. A method for partially reconfiguring a reconfigurable application specific integrated circuit (ASIC), comprising:

providing a reconfigurable ASIC device;

configuring the ASIC device with an interconnection template that includes at least one packet router coupled to one or more interface (IF) modules of physically-fixed location;

providing the ASIC device with existing circuitry coupled to the packet router that is configured to execute one or more functions; and

then dynamically reconfiguring the ASIC device by connecting a pre-compiled interchangeable partial reconfiguration (IPR) block to the physically-fixed location of at least one of the IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device.

2. The method of claim 1, wherein the ASIC device comprises a FPGA device.

3. The method of claim 1, further comprising selecting multiple physically-fixed locations for IF modules;

and configuring the ASIC device with an interconnection template that includes at least one packet router coupled to the multiple IF modules at the selected physically-fixed locations to provide a desired number of communication endpoints of known location for future interconnection;

each of the multiple IF modules using a standardized interface protocol for data packet communication with the packet router.

4. The method of claim 3, wherein the packet router is configured to communicate data packets with each of the multiple IF modules using a packetized data transfer protocol that is implemented at the physical software layer.

5. The method of claim 1, further comprising selecting a number of locations and IF modules for the interconnection template that minimizes the amount of ASIC circuitry area utilized by the interconnection template.

6. The method of claim 1, further comprising:

configuring the ASIC device with an interconnection template that includes multiple packet routers coupled together in a hierarchical configuration by multiple intermediate IF modules of physically-fixed location, a first one of the multiple packet routers being a first tier packet router coupled by multiple IF modules to at least two other second tier packet routers, each of the second tier packet routers being coupled to multiple terminal IF modules; and

then dynamically reconfiguring the ASIC device by connecting a pre-compiled IPR block to each of one or more of the physically-fixed locations of the multiple terminal IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device.

7. The method of claim 1, further comprising:

configuring the ASIC device with an interconnection template that includes at least one packet router coupled to multiple IF modules of physically-fixed location; and

then dynamically reconfiguring the ASIC device by connecting a pre-compiled IPR block to each of one or more of the physically-fixed locations of the multiple IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device;

then dynamically configuring or reconfiguring the ASIC device by connecting a pre-compiled IPR block to the physically-fixed location of at least one of the IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device;

wherein the packet router is configured to process multiple simultaneous requests for transfer of data packets between the multiple IPR blocks; and

wherein the packet router is configured to determine a destination or destinations for each given data packet from a routing code contained within a header of the given data packet and to transmit the data packet from a source IPR block to one or more other destination IPR blocks based on the destination or destinations so determined from the routing code contained within the header of the given data packet.

8. The method of claim 1, wherein the one or more IF modules are each provided with a read port and a write port;

and wherein the packet router is configured to see the read and write ports of each IF module as respective packet sources and packet destinations.

9. The method of claim 1, further comprising pre-compiling a stored library of multiple available IPR blocks;

selecting a given IPR block; and

then dynamically reconfiguring the ASIC device with the selected given pre-compiled IPR block at the same time that an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device, or a combination thereof.

10. The method of claim 9, further comprising providing a library of pre-compiled available IPR blocks in non-volatile memory of a computer processing system, each of the multiple available pre-compiled IPR blocks being pre-compiled bit files;

accepting a user selection of a given IPR block of the library from an input/output (I/O) device of the computer processing system input using a graphical user interface (GUI); and

then supplying the selected pre-compiled IPR block to the ASIC device through a programming configuration interface of the ASIC device for the dynamic reconfiguration of the ASIC device.

11. The method of claim 1, wherein the ASIC device is a reconfigurable hybrid device and wherein the step of providing the ASIC device with existing circuitry coupled to the packet router further comprises connecting a non-reconfigurable (NR) block to the physically-fixed location of at least one of the IF modules.

12. A reconfigurable application specific integrated circuit (ASIC) device, comprising:

an interconnection template that includes at least one packet router coupled to one or more interface (IF) modules of physically-fixed location; and

existing circuitry coupled to the packet router that is configured to execute one or more functions;

wherein the ASIC device is dynamically and partially reconfigurable by connection of a pre-compiled interchangeable partial reconfiguration (IPR) block to the physically-fixed location of at least one of the IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device.

13. The device of claim 12, wherein the ASIC device comprises a FPGA device.

14. The device of claim 12, wherein the interconnection template includes at least one packet router coupled to the multiple IF modules at selected physically-fixed locations to provide a desired number of communication endpoints of known location for future interconnection, each of the multiple IF modules using a standardized interface protocol for data packet communication with the packet router.

15. The device of claim 14, wherein the packet router is configured to communicate data packets with each of the multiple IF modules using a packetized data transfer protocol that is implemented at the physical software layer.

16. The device of claim 12, wherein the interconnection template includes a number of locations and IF modules that are selected to minimize the amount of ASIC circuitry area utilized by the interconnection template.

17. The device of claim 12, wherein the interconnection template includes multiple packet routers coupled together in a hierarchical configuration by multiple intermediate IF modules of physically-fixed location, a first one of the multiple packet routers being a first tier packet router coupled by multiple IF modules to at least two other second tier packet routers, each of the second tier packet routers being coupled to multiple terminal IF modules;

and wherein the ASIC device is dynamically reconfigurable by connection of a pre-compiled IPR block to each of one or more of the physically-fixed locations of the multiple terminal IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device.

18. The device of claim 12, further comprising:

an interconnection template that includes at least one packet router coupled to multiple IF modules of physically-fixed location; and

wherein the ASIC device is dynamically and partially reconfigurable by connection of a pre-compiled IPR block to each of one or more of the physically-fixed locations of the multiple IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device;

wherein the packet router is configured to process multiple simultaneous requests for transfer of data packets between the multiple IPR blocks; and

wherein the packet router is configured to determine a destination or destinations for each given data packet from a routing code contained within a header of the given data packet and to transmit the data packet from a source IPR block to one or more other destination IPR blocks based on the destination or destinations so determined from the routing code contained within the header of the given data packet.

19. The device of claim 12, wherein the one or more IF modules are each provided with a read port and a write port;

and wherein the packet router is configured to see the read and write ports of each IF module as respective packet sources and packet destinations.

20. The method of claim 12, wherein the ASIC device is a reconfigurable hybrid device;

and wherein the existing circuitry coupled to the packet router comprises at least one non-reconfigurable (NR) block connected to the physically-fixed location of at least one of the IF modules.

21. A system for partially reconfiguring an application specific integrated circuit (ASIC) device, comprising:

a computer processing system including non-volatile memory, the computer processing system being coupled to an ASIC device across a programming configuration interface;

a library of stored multiple available precompiled interchangeable partial reconfiguration (IPR) blocks stored in the non-volatile memory;

wherein the ASIC device includes an interconnection template that includes at least one packet router coupled to one or more interface (IF) modules of physically-fixed location, existing circuitry of the ASIC device being coupled to the packet router that is configured to execute one or more functions; and

wherein the computer processing system is configured to dynamically reconfigure the ASIC device across the programming interface to connect a pre-compiled IPR block selected from the library connected at a physically-fixed location of at least one of the IF modules at the same time that other existing circuitry of an other portion of the ASIC device is executing and without re-compiling the other portion of the ASIC device.

22. The system of claim 21, wherein the computer processing system is configured to receive a user selection of the pre-compiled IPR block of the library from an input/output (I/O) device of the computer processing system input by a user using a graphical user interface (GUI).