Dual Interconnection in Stacked Memory and Controller Module
First Claim
Patent Images
1. Apparatus comprising:
- an integrated circuit die having a topside and a bottom side;
an integrated circuit formed in the topside of said die;
a plurality of topside contact terminals;
said integrated circuit having two groups of signals, a first group consisting of slow speed signals and a second group consisting of high-speed signals;
the integrated circuit having means for connecting the slow speed signals to a first group of topside contact terminals;
the integrated circuit having means for connecting the high speed signals to a second group of topside contact terminals;
a plurality of edge electrical connectors connected to said first group of topside contact terminals;
a plurality of through-hole vias connected to said second group of topside contact terminals; and
a plurality of via electrical connectors connected to said second group of topside contact terminals through said through-hole vias;
whereby the high-speed signals are connected to the via electrical connectors and the slow speed signals are connected to the edge electrical connectors.
0 Assignments
0 Petitions
Accused Products
Abstract
A chip package transmitting slow speed signals via edge connectors and high speed signals by means of through-silicon-vias. The edge connectors are formed in recesses formed in the sidewalls of the package.
-
Citations
7 Claims
-
1. Apparatus comprising:
-
an integrated circuit die having a topside and a bottom side; an integrated circuit formed in the topside of said die; a plurality of topside contact terminals; said integrated circuit having two groups of signals, a first group consisting of slow speed signals and a second group consisting of high-speed signals; the integrated circuit having means for connecting the slow speed signals to a first group of topside contact terminals; the integrated circuit having means for connecting the high speed signals to a second group of topside contact terminals; a plurality of edge electrical connectors connected to said first group of topside contact terminals; a plurality of through-hole vias connected to said second group of topside contact terminals; and a plurality of via electrical connectors connected to said second group of topside contact terminals through said through-hole vias; whereby the high-speed signals are connected to the via electrical connectors and the slow speed signals are connected to the edge electrical connectors. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7-29. -29. (canceled)
Specification