×

ESD Protection Integrated at System Level

  • US 20110194220A1
  • Filed: 02/02/2011
  • Published: 08/11/2011
  • Est. Priority Date: 02/02/2010
  • Status: Abandoned Application
First Claim
Patent Images

1. An electronic system protected against an incoming energy pulse, comprising:

  • an assembly including a protection clamp for discharging a portion of the incoming pulse, the un-discharged residual pulse including a spike voltage for a first time duration followed by a bulk voltage smaller than the spike voltage for a second time duration greater than the first time duration;

    an integrated circuit device tied to the assembly, the device allowing a peak current at the insulator breakdown voltage, and including a pin protection clamp allowing a threshold current at a threshold voltage during the second time duration; and

    an isolation impedance, integrated with the assembly and device, for weakening the residual pulse, the impedance being the greater of a first resistor, determined by dividing the voltage difference between spike and insulator breakdown voltage through the peak current, and a second resistor, determined by dividing the voltage difference between the bulk and threshold voltage through the threshold current.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×