DEMODULATION CIRCUIT AND RFID TAG INCLUDING THE DEMODULATION CIRCUIT
First Claim
1. A demodulation circuit comprising:
- a first transistor comprising a channel formation region including an oxide semiconductor;
a second transistor comprising a channel formation region including an oxide semiconductor;
a first capacitor;
a second capacitor;
a third capacitor;
a first resistor; and
a second resistor,wherein a gate terminal of the first transistor, a drain terminal of the first transistor, a source terminal of the second transistor, and one terminal of the first capacitor are electrically connected to each other,wherein a gate terminal of the second transistor, a drain terminal of the second transistor, one terminal of the second capacitor, one terminal of the third capacitor, and one terminal of the first resistor are electrically connected to each other,wherein a source terminal of the first transistor, the other terminal of the second capacitor, the other terminal of the first resistor, and one terminal of the second resistor are electrically connected to each other, andwherein the other terminal of the third capacitor and the other terminal of the second resistor are electrically connected to each other.
1 Assignment
0 Petitions
Accused Products
Abstract
An object is to provide a demodulation circuit having a sufficient demodulation ability. Another object is to provide an RFID tag which uses a demodulation circuit having a sufficient demodulation ability. A material which enables a reverse current to be small enough, for example, an oxide semiconductor material, which is a wide bandgap semiconductor, is used in part of a transistor included in a demodulation circuit. By using the semiconductor material which enables a reverse current of a transistor to be small enough, a sufficient demodulation ability can be secured even when an electromagnetic wave having a high amplitude is received.
-
Citations
12 Claims
-
1. A demodulation circuit comprising:
-
a first transistor comprising a channel formation region including an oxide semiconductor; a second transistor comprising a channel formation region including an oxide semiconductor; a first capacitor; a second capacitor; a third capacitor; a first resistor; and a second resistor, wherein a gate terminal of the first transistor, a drain terminal of the first transistor, a source terminal of the second transistor, and one terminal of the first capacitor are electrically connected to each other, wherein a gate terminal of the second transistor, a drain terminal of the second transistor, one terminal of the second capacitor, one terminal of the third capacitor, and one terminal of the first resistor are electrically connected to each other, wherein a source terminal of the first transistor, the other terminal of the second capacitor, the other terminal of the first resistor, and one terminal of the second resistor are electrically connected to each other, and wherein the other terminal of the third capacitor and the other terminal of the second resistor are electrically connected to each other. - View Dependent Claims (2, 3)
-
-
4. A demodulation circuit comprising:
-
a first transistor comprising a channel formation region including an oxide semiconductor; a second transistor comprising a channel formation region including an oxide semiconductor; a first capacitor; a second capacitor; a third capacitor; a first resistor; and a second resistor, wherein a gate terminal of the second transistor, a drain terminal of the second transistor, a source terminal of the first transistor, and one terminal of the first capacitor are electrically connected to each other, wherein a source terminal of the second transistor, one terminal of the second capacitor, one terminal of the third capacitor, and one terminal of the first resistor are electrically connected to each other, wherein a gate terminal of the first transistor, a drain terminal of the first transistor, the other terminal of the second capacitor, the other terminal of the first resistor, and one terminal of the second resistor are electrically connected to each other, and wherein the other terminal of the third capacitor and the other terminal of the second resistor are electrically connected to each other. - View Dependent Claims (5, 6)
-
-
7. A demodulation circuit comprising:
-
a first transistor comprising a semiconductor material with an energy gap of larger than 3 eV; a second transistor comprising a semiconductor material with an energy gap of larger than 3 eV; a first capacitor; a second capacitor; a third capacitor; a first resistor; and a second resistor, wherein a gate terminal of the first transistor, a drain terminal of the first transistor, a source terminal of the second transistor, and one terminal of the first capacitor are electrically connected to each other, wherein a gate terminal of the second transistor, a drain terminal of the second transistor, one terminal of the second capacitor, one terminal of the third capacitor, and one terminal of the first resistor are electrically connected to each other, wherein a source terminal of the first transistor, the other terminal of the second capacitor, the other terminal of the first resistor, and one terminal of the second resistor are electrically connected to each other, and wherein the other terminal of the third capacitor and the other terminal of the second resistor are electrically connected to each other. - View Dependent Claims (8, 9)
-
-
10. A demodulation circuit comprising:
-
a first transistor comprising a semiconductor material with an energy gap of larger than 3 eV; a second transistor comprising a semiconductor material with an energy gap of larger than 3 eV; a first capacitor; a second capacitor; a third capacitor; a first resistor; and a second resistor, wherein a gate terminal of the second transistor, a drain terminal of the second transistor, a source terminal of the first transistor, and one terminal of the first capacitor are electrically connected to each other, wherein a source terminal of the second transistor, one terminal of the second capacitor, one terminal of the third capacitor, and one terminal of the first resistor are electrically connected to each other, wherein a gate terminal of the first transistor, a drain terminal of the first transistor, the other terminal of the second capacitor, the other terminal of the first resistor, and one terminal of the second resistor are electrically connected to each other, and wherein the other terminal of the third capacitor and the other terminal of the second resistor are electrically connected to each other. - View Dependent Claims (11, 12)
-
Specification