SEMICONDUCTOR DEVICE
First Claim
1. A semiconductor device including a memory cell, the memory cell comprising:
- a first transistor; and
a second transistor electrically connected to the first transistor,wherein the first transistor is a p-channel type transistor and comprises a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region,wherein the second transistor comprises a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region comprising an oxide semiconductor, andwherein the first gate electrode and the second drain electrode are electrically connected and form a node where an electric charge is held.
1 Assignment
0 Petitions
Accused Products
Abstract
A semiconductor device including a nonvolatile memory cell including a writing transistor which includes an oxide semiconductor, a reading transistor which includes a semiconductor material different from that of the writing transistor, and a capacitor is provided. Data is written to the memory cell by turning on the writing transistor and supplying a potential to a node where a source electrode (or a drain electrode) of the writing transistor, one electrode of the capacitor, and a gate electrode of the reading transistor are electrically connected to each other, and then turning off the writing transistor so that a predetermined amount of charge is held at the node. Further, when a p-channel transistor is used as the reading transistor, a reading potential is a positive potential.
30 Citations
16 Claims
-
1. A semiconductor device including a memory cell, the memory cell comprising:
-
a first transistor; and a second transistor electrically connected to the first transistor, wherein the first transistor is a p-channel type transistor and comprises a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region, wherein the second transistor comprises a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region comprising an oxide semiconductor, and wherein the first gate electrode and the second drain electrode are electrically connected and form a node where an electric charge is held. - View Dependent Claims (2, 3, 4)
-
-
5. A semiconductor device including a first wiring, a second wiring, a third wiring, a fourth wiring, and a memory cell connected between the first wiring and the second wiring,
wherein the memory cell comprises: -
a first transistor comprising a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region; and a second transistor comprising a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region comprising an oxide semiconductor; wherein the first transistor is a p-channel type transistor, wherein the first gate electrode and the second drain electrode are electrically connected and form a node where an electric charge is held, wherein the first wiring and the first source electrode are electrically connected to each other, wherein the second wiring and the first drain electrode are electrically connected to each other, wherein the third wiring and the second source electrode are electrically connected to each other, and wherein the fourth wiring and the second gate electrode are electrically connected to each other. - View Dependent Claims (6, 7, 8)
-
-
9. A semiconductor device including a memory cell, the memory cell comprising:
-
a first transistor; a second transistor electrically connected to the first transistor; and a capacitor, wherein the first transistor is a p-channel type transistor and comprises a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region, wherein the second transistor comprises a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region comprising an oxide semiconductor, and wherein the first gate electrode, one electrode of the capacitor and the second drain electrode are electrically connected to one another and form a node where an electric charge is held. - View Dependent Claims (10, 11, 12)
-
-
13. A semiconductor device including a first wiring, a second wiring, a third wiring, a fourth wiring, a fifth wiring, and a memory cell connected between the first wiring and the second wiring,
wherein the memory cell comprises: -
a first transistor comprising a first gate electrode, a first source electrode, a first drain electrode, and a first channel formation region; a second transistor comprising a second gate electrode, a second source electrode, a second drain electrode, and a second channel formation region comprising an oxide semiconductor; and a capacitor, wherein the first transistor is a p-channel type transistor, wherein the first gate electrode, the second drain electrode, and one electrode of the capacitor are electrically connected to one another and form a node where an electric charge is held, wherein the first wiring and the first source electrode are electrically connected to each other, wherein the second wiring and the first drain electrode are electrically connected to each other, wherein the third wiring and the second source electrode are electrically connected to each other, wherein the fourth wiring and the second gate electrode are electrically connected to each other, and wherein the fifth wiring and the other electrode of the capacitor are electrically connected to each other. - View Dependent Claims (14, 15, 16)
-
Specification