Storage System Comprising Flash Memory Modules Subject to Two Wear - Leveling Process
First Claim
Patent Images
1. A storage system comprising:
- a plurality of flash memory modules, each flash memory module comprises at least one flash memory chip divided into a plurality of physical blocks and a memory controller controlling a first wear-leveling process of physical blocks, which levels average erase counts between the plurality of physical blocks of at least one flash memory chip; and
a controller coupled to the plurality of flash memory modules, controlling read/write requests from a host computer to at least one of the plurality of flash memory modules;
wherein the controller configures a first group by the plurality of flash memory modules, and executes a second wear-leveling process in the first group, which levels average erase counts between the plurality of flash memory modules belonging to the first group,wherein the controller selects two flash memory modules from the plurality of flash memory modules as a migration source module and a migration target module, based on total write size to the physical blocks in the flash memory module, during the second wear-leveling process.
0 Assignments
0 Petitions
Accused Products
Abstract
A storage system using flash memories includes a storage controller and plural flash memory modules as storage media. Each flash memory module includes at least one flash memory chip and a memory controller for leveling erase counts of blocks belonging to the flash memory chip. The storage controller combines the plural flash memory modules into a first logical group, translates a first address used for accessing the flash memory modules belonging to the first logical group to a second address used for handling the first address in the storage controller, and combines the plural first logical groups into a second logical group.
132 Citations
13 Claims
-
1. A storage system comprising:
-
a plurality of flash memory modules, each flash memory module comprises at least one flash memory chip divided into a plurality of physical blocks and a memory controller controlling a first wear-leveling process of physical blocks, which levels average erase counts between the plurality of physical blocks of at least one flash memory chip; and a controller coupled to the plurality of flash memory modules, controlling read/write requests from a host computer to at least one of the plurality of flash memory modules; wherein the controller configures a first group by the plurality of flash memory modules, and executes a second wear-leveling process in the first group, which levels average erase counts between the plurality of flash memory modules belonging to the first group, wherein the controller selects two flash memory modules from the plurality of flash memory modules as a migration source module and a migration target module, based on total write size to the physical blocks in the flash memory module, during the second wear-leveling process. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
Specification