×

FREQUENCY DIVIDER FOR GENERATING OUTPUT CLOCK SIGNAL WITH DUTY CYCLE DIFFERENT FROM DUTY CYCLE OF INPUT CLOCK SIGNAL

  • US 20110234266A1
  • Filed: 12/02/2010
  • Published: 09/29/2011
  • Est. Priority Date: 03/24/2010
  • Status: Active Grant
First Claim
Patent Images

1. A frequency divider, comprising:

  • a plurality of logic circuit blocks, each comprising a plurality of control terminals;

    wherein at least one of the control terminals of one of the logic circuit blocks is arranged to receive an input clock signal having a first duty cycle, at least one of the remaining control terminals of the one of the logic circuit blocks is arranged to couple another one of the logic circuit blocks by a positive feedback, and a clock signal at the at least one of the remaining control terminals has a second duty cycle different from the first duty cycle.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×