METHODS AND SYSTEM FOR VERIFYING MEMORY DEVICE INTEGRITY
First Claim
1. A method for verifying an integrity of a memory device, the method comprising:
- identifying, by a processor coupled to the memory device, at least one memory block corresponding to at least one memory location within the memory device, the at least one memory block including a first memory block associated with a prior checksum;
determining, by the processor, whether the first memory block is designated read-only;
calculating, by the processor, a current checksum based at least in part on data within the first memory block;
when the first memory block is designated read-only and the prior checksum represents expected data within the first memory block, determining whether the current checksum is equal to the prior checksum; and
when the current checksum is not equal to the prior checksum, indicating a verification failure for the first memory block via a notification interface.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for verifying memory device integrity includes identifying at least one memory block corresponding to at least one memory location within a memory device. The memory block is associated with a prior checksum. It is determined whether the first memory block is designated read-only. A current checksum is calculated based at least in part on data within the memory block. When the first memory block is designated read-only, and the prior checksum represents expected data within the first memory block, it is determined whether the current checksum is equal to the prior checksum. When the current checksum is not equal to the prior checksum, a verification failure for the first memory block is indicated via a notification interface. A system for verifying memory device integrity is also disclosed.
-
Citations
20 Claims
-
1. A method for verifying an integrity of a memory device, the method comprising:
-
identifying, by a processor coupled to the memory device, at least one memory block corresponding to at least one memory location within the memory device, the at least one memory block including a first memory block associated with a prior checksum; determining, by the processor, whether the first memory block is designated read-only; calculating, by the processor, a current checksum based at least in part on data within the first memory block; when the first memory block is designated read-only and the prior checksum represents expected data within the first memory block, determining whether the current checksum is equal to the prior checksum; and when the current checksum is not equal to the prior checksum, indicating a verification failure for the first memory block via a notification interface. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A system for verifying an integrity of a memory device, the system comprising:
-
a memory device comprising a plurality of memory locations; a processor coupled to the memory device and, for each memory block of a plurality of memory blocks corresponding to one or more memory locations of the plurality of memory locations, the processor programmed to; determine whether the memory block is designated read-only; calculate a current checksum representing data within the memory block, the memory block associated with a prior checksum representing data within the memory block at a previous time; and when the memory block is designated read-only and the prior checksum represents expected data within the memory block, determine whether the current checksum is equal to the prior checksum; and a notification interface coupled to the processor, and, when the current checksum for a first memory block of the plurality of memory blocks is not equal to the prior checksum for the first memory block, the notification interface configured to indicate a verification failure. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19)
-
-
20. One or more computer-readable storage media having computer-executable components for verifying an integrity of a memory device using at least one processor coupled to the memory device, the components comprising:
-
a control component that when executed by the at least one processor causes the at least one processor to; identify a memory block corresponding to at least one memory location within the memory device and associated with a prior checksum; a verification component that when executed by the at least one processor causes the at least one processor to; calculate a current checksum based at least in part on data within the identified memory block; and when the identified memory block is designated read-only and the prior checksum represents expected data within the identified memory block, determine whether the current checksum is equal to the prior checksum; and a notification component that when executed by the at least one processor causes the at least one processor to; indicate a verification failure for the identified memory block via a notification interface when the current checksum is not equal to the prior checksum.
-
Specification