×

Super block error correction code (ECC) adaptable to communication systems including hard disk drives (HDDs) and other memory storage devices

  • US 20110283167A1
  • Filed: 07/27/2011
  • Published: 11/17/2011
  • Est. Priority Date: 04/02/2007
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus, comprising:

  • a processing module for processing an information signal, including a plurality of blocks therein, thereby generating a redundant block;

    a multiplexor (MUX), coupled to the processing module, for firstly outputting each block of the plurality of blocks to the ECC encoder and secondly outputting the redundant block; and

    an error correction code (ECC) encoder, coupled to the MUX, for encoding the plurality of blocks and the redundant block thereby generating an ECC super block including a plurality of encoded blocks generated from the plurality of blocks and including a redundant encoded block generated from the redundant block; and

    an output for providing the ECC super block to a communication channel.

View all claims
  • 5 Assignments
Timeline View
Assignment View
    ×
    ×