3D INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING THE SAME
First Claim
1. A three-dimensional integrated circuit structure, comprising:
- a semiconductor substrate;
at least one semiconductor device formed on the upper surface of the semiconductor substrate;
a through-Si-via extending through the semiconductor substrate, and comprising a conductive via and an insulating layer covering sidewalls of the conductive via;
an interconnection structure connecting the at least one semiconductor device and the through-Si-via; and
a diffusion trapping region formed on the lower surface of the semiconductor substrate and surrounding the through-Si-via.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention provides a 3D integrated circuit and a manufacturing method thereof. The circuit structure comprises: a semiconductor substrate; at least one semiconductor device formed on the upper surface of the semiconductor substrate; a through-Si-via through the semiconductor substrate and comprising an insulating layer covering sidewalls of the through-Si-via and conductive material filled in the insulating layer; an interconnection structure connecting the at least one semiconductor device and the through-Si-via; and a diffusion trapping region formed on the lower surface of the semiconductor substrate. The present invention is applicable in manufacture of the 3D integrated circuit.
215 Citations
20 Claims
-
1. A three-dimensional integrated circuit structure, comprising:
-
a semiconductor substrate; at least one semiconductor device formed on the upper surface of the semiconductor substrate; a through-Si-via extending through the semiconductor substrate, and comprising a conductive via and an insulating layer covering sidewalls of the conductive via; an interconnection structure connecting the at least one semiconductor device and the through-Si-via; and a diffusion trapping region formed on the lower surface of the semiconductor substrate and surrounding the through-Si-via. - View Dependent Claims (2, 3, 4, 5, 6, 18, 19, 20)
-
-
7. A manufacturing method of a 3D integrated circuit, comprising:
-
providing a semiconductor substrate with at least one semiconductor device formed on the upper surface of the semiconductor substrate; forming a through-Si-via in the semiconductor substrate, wherein the through-Si-via comprises a conductive via and an insulating layer covering sidewalls of the conductive via; forming an interconnection structure connecting the at least one semiconductor device and the through-Si-via; selectively etching the lower surface of the semiconductor substrate to stop at the insulating layer of the through-Si-via; forming a diffusion trapping region on the lower surface; and removing a part of the through-Si-via higher than the lower surface. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14, 15, 16, 17)
-
Specification