3D TWO-BIT-PER-CELL NAND FLASH MEMORY
First Claim
Patent Images
1. A memory device, comprising:
- a plurality of bit lines over a substrate;
a plurality of memory cells over the plurality of bit lines, wherein at least one memory cell of the plurality of memory cells is over another one memory cell of the plurality of memory cells; and
a source plane over the plurality of memory cells.
1 Assignment
0 Petitions
Accused Products
Abstract
A 3D memory device is described which includes bottom and top memory cubes having respective arrays of vertical NAND string structures. A common source plane comprising a layer of conductive material is between the top and bottom memory cubes. The source plane is supplied a bias voltage such as ground, and is selectively coupled to an end of the vertical NAND string structures of the bottom and top memory cubes. Memory cells in a particular memory cube are read using current through the particular vertical NAND string between the source plane and a corresponding bit line coupled to another end of the particular vertical NAND string.
277 Citations
18 Claims
-
1. A memory device, comprising:
-
a plurality of bit lines over a substrate; a plurality of memory cells over the plurality of bit lines, wherein at least one memory cell of the plurality of memory cells is over another one memory cell of the plurality of memory cells; and a source plane over the plurality of memory cells. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A memory device, comprising:
-
a first set of select transistors; a first 3D array of memory cells coupled to the first set of select transistors; a common source coupled to the first 3D array of memory cells; a second 3D array of memory cells coupled to the common source, wherein the common source is between the first and second 3D array of memory cells; and a second set of select transistors coupled to the second 3D array of memory cells.
-
-
11. A method for manufacturing a memory device, comprising:
forming a memory cube, comprising; providing a substrate including a set of pillar select transistors and a plurality of bit lines coupled to the set of pillar select transistors, the substrate having an array of contacts coupled to the set of pillar select transistors; forming a stack of alternating layers of word line material and insulating material over the array of contacts; forming trenches in the stack, the trenches exposing respective rows of contacts on the surface of the substrate coupled to the set of pillar select transistors, and having sidewalls exposing word line material in the layers of word line material in the stack; forming a charge trapping structure, lining the sidewalls of the trenches at least on word line material exposed on sidewalls of the trenches; forming semiconductor pillars within the trenches over the charge trapping structure, the semiconductor pillars contacting respective contacts in the rows of contacts in the trenches; and forming insulator columns within the trenches on first and second opposing sides of the semiconductor pillars; forming a set of source plane select transistors having first conduction terminals coupled to top ends of each the semiconductor pillars of the memory cube, and having gate terminals commonly coupled to one another; and forming a source plane coupled to second conduction terminals of each source plane select transistor in the set of source plane select transistors. - View Dependent Claims (12, 13, 14, 15, 16, 17, 18)
Specification