MICROKERNEL GATEWAY SERVER
First Claim
1. A gateway server comprising:
- a first subsystem including a media level, a communication level and a control level;
a microkernel;
an IPC controller configured to manage communication between the server resources allocated to the first subsystema second subsystem including a second media level, a second communication level and a second control level such that the microkernel and the IPC controller also manage communication between the server resources allocated to said second subsystem; and
a memory with shared reading and writing, established under the control of the microkernel and the IPC controller, between the control level of the first subsystem and the control level of the second subsystem.
1 Assignment
0 Petitions
Accused Products
Abstract
A gateway server includes a first subsystem including a media level, a communication level and a control level; a microkernel; an IPC controller configured to manage communication between the server resources allocated to the first subsystem a second subsystem including a second media level, a second communication level and a second control level such that the microkernel and the IPC controller also manage communication between the server resources allocated to the second subsystem; and a memory with shared reading and writing, established under the control of the microkernel and the IPC controller, between the control level of the first subsystem and the control level of the second subsystem.
23 Citations
10 Claims
-
1. A gateway server comprising:
-
a first subsystem including a media level, a communication level and a control level; a microkernel; an IPC controller configured to manage communication between the server resources allocated to the first subsystem a second subsystem including a second media level, a second communication level and a second control level such that the microkernel and the IPC controller also manage communication between the server resources allocated to said second subsystem; and a memory with shared reading and writing, established under the control of the microkernel and the IPC controller, between the control level of the first subsystem and the control level of the second subsystem. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
-
Specification