SYSTEMS AND METHODS FOR RELIABLE MULTI-LEVEL CELL FLASH STORAGE
First Claim
1. An electronic device comprising:
- a processing unit;
a multi-level cell (MLC) flash memory comprising a plurality of multi-level memory cells comprising a plurality of MLC states, the MLC flash memory comprising a critical portion; and
a memory controller interfacing the MLC flash with the processing unit, the memory controller responsive to read instructions from the processing unit to read a binary value from an MLC state stored in a given multi-level memory cell in the critical portion.
8 Assignments
0 Petitions
Accused Products
Abstract
Multi-level cell (MLC) flash memory has become widely used due to their capacity to store more information in the same area as a single-level cell (SLC) flash memory. This makes MLC flash memory very attractive for storing media. Flash has also traditionally been used in electronic devices for firmware, but MLC flash is less reliable than SLC flash. For critical memory operations, MLC flash memory can be made as reliable as SLC flash by mapping one binary value to an MLC state corresponding to the highest threshold voltage and the other binary value to the MLC state corresponding the lowest threshold voltage when writing to the MLC flash, and by mapping all MLC states with corresponding threshold voltages above a central cutoff threshold voltage to one binary value and by mapping all MLC states with corresponding threshold voltages below a central cutoff threshold voltage to the other binary value.
-
Citations
27 Claims
-
1. An electronic device comprising:
-
a processing unit; a multi-level cell (MLC) flash memory comprising a plurality of multi-level memory cells comprising a plurality of MLC states, the MLC flash memory comprising a critical portion; and a memory controller interfacing the MLC flash with the processing unit, the memory controller responsive to read instructions from the processing unit to read a binary value from an MLC state stored in a given multi-level memory cell in the critical portion. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 26, 27)
-
-
16. A MLC flash memory comprising:
-
a critical portion and a non-critical portion, each portion comprising a plurality of memory cells; wherein data stored in each memory cell in the non-critical portion is stored in one of a plurality of MLC states, said plurality including a highest MLC state and a lowest MLC state; and wherein data stored in each memory cell in the critical portion is stored in either the highest MLC state or the lowest MLC state. - View Dependent Claims (17, 18, 19, 22)
-
-
20. A method of reading multi-level cell (MLC) flash memory having a critical portion and a non-critical portion comprising:
-
receiving a memory address; reading data at the memory address; determining whether the memory address is in the critical portion; if the memory address is in the critical portion, assigning a binary value to each MLC state read from the data stored at the memory address. wherein a first binary value is assigned if the MLC state read has an associated threshold voltage greater than a central cutoff threshold voltage and a second binary value is assigned if the MLC state read has an associated threshold voltage less than a central cutoff threshold voltage. - View Dependent Claims (21)
-
-
23. A method of storing binary value into an MLC flash cell comprising:
-
programming a MLC state corresponding to a highest threshold voltage if the binary value is a first binary value; programming a MLC state corresponding to a lowest threshold voltage if the binary value is a second binary value. - View Dependent Claims (24, 25)
-
Specification