CORRECTION SIGNAL GENERATOR AND ANALOG-TO-DIGITAL CONVERTER
First Claim
1. A correction signal generator that generates a correction signal that corrects a digital signal obtained from an analog input voltage, the correction signal generator comprising:
- a first stage number detection circuit including a first pulse delay circuit and a first pulse passage stage number detection circuit, a plurality of stages of delay units each of which delays a first pulse signal by a delay time corresponding to a magnitude of the analog input voltage being connected in the first pulse delay circuit, the first pulse passage stage number detection circuit detecting the number of stages of delay units in the first pulse delay circuit through which the first pulse signal has passed;
a level shift circuit configured to output an analog voltage obtained by shifting a voltage level of the analog input voltage;
a second stage number detection circuit including a second pulse delay circuit and a second pulse passage stage number detection circuit, a plurality of stages of delay units that delays a second pulse signal by a delay time corresponding to a magnitude of the analog voltage with the voltage level shifted by the level shift circuit being connected in the second pulse delay circuit, the second pulse passage stage number detection circuit detecting the number of stages of delay units in the second pulse delay circuit through which the second pulse signal has passed;
a third stage number detection circuit including a third pulse delay circuit and a third pulse passage stage number detection circuit, a plurality of stages of delay units that delays a third pulse signal by a delay time corresponding to a magnitude of a first analog reference voltage, which is a first prescribed voltage value, being connected in the third pulse delay circuit, the third pulse passage stage number detection circuit detecting the number of stages of delay units in the third pulse delay circuit through which the third pulse signal has passed; and
a correction signal output circuit configured to retain the number of passage stages of delay units detected by the first stage number detection circuit and the third stage number detection circuit at a timing corresponding to a stage number difference between the number of passage stages of delay units detected by the first stage number detection circuit and the number of passage stages of delay units detected by the second stage number detection circuit, the correction signal output circuit outputting a difference between the number of stages from the first stage number detection circuit and the number of stages from the third stage number detection circuit retained as a correction signal.
2 Assignments
0 Petitions
Accused Products
Abstract
A correction signal generator generates a correction signal that corrects a digital signal obtained from an analog input voltage. The correction signal generator has a correction signal output circuit that holds the number of transit stages of delay units detected by a first stage count detection circuit and a third stage count detection circuit at the timing corresponding to the difference in the number of stages between the number of transit stages of delay units detected by the first stage count detection circuit and the number of transit stages of delay units detected by a second stage count detection circuit, and outputs the difference between the number of stages from the first stage count detection circuit and the number of stages from the third stage count detection circuit, which were held, as the correction signal.
35 Citations
6 Claims
-
1. A correction signal generator that generates a correction signal that corrects a digital signal obtained from an analog input voltage, the correction signal generator comprising:
-
a first stage number detection circuit including a first pulse delay circuit and a first pulse passage stage number detection circuit, a plurality of stages of delay units each of which delays a first pulse signal by a delay time corresponding to a magnitude of the analog input voltage being connected in the first pulse delay circuit, the first pulse passage stage number detection circuit detecting the number of stages of delay units in the first pulse delay circuit through which the first pulse signal has passed; a level shift circuit configured to output an analog voltage obtained by shifting a voltage level of the analog input voltage; a second stage number detection circuit including a second pulse delay circuit and a second pulse passage stage number detection circuit, a plurality of stages of delay units that delays a second pulse signal by a delay time corresponding to a magnitude of the analog voltage with the voltage level shifted by the level shift circuit being connected in the second pulse delay circuit, the second pulse passage stage number detection circuit detecting the number of stages of delay units in the second pulse delay circuit through which the second pulse signal has passed; a third stage number detection circuit including a third pulse delay circuit and a third pulse passage stage number detection circuit, a plurality of stages of delay units that delays a third pulse signal by a delay time corresponding to a magnitude of a first analog reference voltage, which is a first prescribed voltage value, being connected in the third pulse delay circuit, the third pulse passage stage number detection circuit detecting the number of stages of delay units in the third pulse delay circuit through which the third pulse signal has passed; and a correction signal output circuit configured to retain the number of passage stages of delay units detected by the first stage number detection circuit and the third stage number detection circuit at a timing corresponding to a stage number difference between the number of passage stages of delay units detected by the first stage number detection circuit and the number of passage stages of delay units detected by the second stage number detection circuit, the correction signal output circuit outputting a difference between the number of stages from the first stage number detection circuit and the number of stages from the third stage number detection circuit retained as a correction signal. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification