DATA PROCESSING SYSTEM HAVING END-TO-END ERROR CORRECTION AND METHOD THEREFOR
First Claim
1. In a data processing system having a plurality of error coding function circuitries, each implementing a different coding function, a method for generating a checkbit value, the method comprising:
- receiving an address which indicates a first storage location for storing a first data value;
using a first portion of the address to select one of the plurality of error coding function circuitries as a selected error coding function circuitry, wherein;
when the first portion of the address has a first value, selecting a first one of the plurality of error coding function circuitries as the selected error coding function circuitry, andwhen the first portion of the address has a second value, different from the first value, selecting a second one of the plurality of error coding function circuitries as the selected error coding function circuitry; and
using the selected error coding function circuitry to generate a first checkbit value, wherein the selected error coding function circuitry uses the first data value to generate the first checkbit value.
19 Assignments
0 Petitions
Accused Products
Abstract
In a data processing system having a plurality of error coding function circuitries, a method includes receiving an address which indicates a first storage location for storing a first data value; using a first portion of the address to select one of the plurality of error coding function circuitries as a selected error coding function circuitry; and using the selected error coding function circuitry to generate a first checkbit value, wherein the selected error coding function circuitry uses the first data value to generate the first checkbit value. When the first portion of the address has a first value, a first one of the plurality of error coding function circuitries is selected as the selected error coding function circuitry. When the first portion of the address has a second value, a second one of the plurality of error coding function circuitries is selected as the selected error coding function circuitry.
24 Citations
20 Claims
-
1. In a data processing system having a plurality of error coding function circuitries, each implementing a different coding function, a method for generating a checkbit value, the method comprising:
-
receiving an address which indicates a first storage location for storing a first data value; using a first portion of the address to select one of the plurality of error coding function circuitries as a selected error coding function circuitry, wherein; when the first portion of the address has a first value, selecting a first one of the plurality of error coding function circuitries as the selected error coding function circuitry, and when the first portion of the address has a second value, different from the first value, selecting a second one of the plurality of error coding function circuitries as the selected error coding function circuitry; and using the selected error coding function circuitry to generate a first checkbit value, wherein the selected error coding function circuitry uses the first data value to generate the first checkbit value. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. In a data processing system having a processor and a memory coupled to the processor via a system interconnect, a method comprising:
-
initiating a read operation of a memory location; in response to the initiating the read operation, receiving a first data value and a first checkbit value corresponding to the first data value from the memory location, wherein the first data value comprises a first data value portion and a second data value portion, each of the first and second data value portions having fewer bits than the first data value; providing the first checkbit value to first transforming circuitry and to second transforming circuitry, wherein the first transforming circuitry generates a second checkbit value corresponding to the first data value portion and the second transforming circuitry generates a third checkbit value corresponding to the second data value portion; and storing the first data value portion with the second checkbit value in a first storage location and storing the second data value portion with the third checkbit value in a second storage location. - View Dependent Claims (11, 12, 13, 14, 15, 16)
-
-
17. In a data processing system having a processor and a memory coupled to the processor via a system interconnect, a method comprising:
-
accessing a cache of the processor to access a first storage location and an adjacent second storage location, wherein the first storage location comprises a first data value and a first checkbit value corresponding to the first data value and the second storage location comprises a second data value and a second checkbit value corresponding to the second data value; transforming the first checkbit value and the second checkbit value into a third checkbit value which has a granularity to cover the first data value combined with the second data value; and storing the first data value concatenated with the second data value and the third checkbit value in a storage location of the memory. - View Dependent Claims (18, 19, 20)
-
Specification