×

LATCH-UP FREE VERTICAL TVS DIODE ARRAY STRUCTURE USING TRENCH ISOLATION

  • US 20120168900A1
  • Filed: 03/15/2012
  • Published: 07/05/2012
  • Est. Priority Date: 11/30/2006
  • Status: Active Grant
First Claim
Patent Images

1. A transient voltage suppressing (TVS) array disposed on a semiconductor substrate supporting an epitaxial layer of a first conductivity type wherein said TVS array further comprising:

  • a plurality of isolation trenches opened in said epitaxial layer with a body region of a second conductivity type in said epitaxial layer between two of said trenches; and

    a Zener doped region in said body region of said first conductivity type for constituting a Zener diode comprising vertically stacked PN junctions for carrying a transient current for suppressing a transient voltage.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×