SOLID STATE STORAGE DEVICE CONTROLLER WITH EXPANSION MODE
First Claim
Patent Images
1. A solid state storage device controller comprising:
- a memory control circuit for controlling at least a primary, faster memory device in a non-expansion memory mode and the primary memory device and an expansion memory device in an expansion mode; and
a plurality of memory communication channels for coupling at least one slower memory device to the solid state storage device controller wherein, in the expansion mode, at least one of the plurality of memory communication channels is configured to couple the expansion memory device to the memory control circuit,wherein a time to access the faster memory device is less than a time to access the slower memory device;
further wherein the memory control circuit is a plurality of sequencers configured to control the timing and control signals to the primary memory in the non-expansion memory mode and controls the timing and control signals to both the primary and the expansion memory devices in the expansion mode.
7 Assignments
0 Petitions
Accused Products
Abstract
Solid state storage device controllers, solid state storage devices, and methods for operation of solid state storage device controllers are disclosed. In one such solid state storage device, the controller can operate in either an expansion DRAM mode or a non-volatile memory mode. In the DRAM expansion mode, one or more of the memory communication channels normally used to communicate with non-volatile memory devices is used to communicate with an expansion DRAM device.
-
Citations
20 Claims
-
1. A solid state storage device controller comprising:
-
a memory control circuit for controlling at least a primary, faster memory device in a non-expansion memory mode and the primary memory device and an expansion memory device in an expansion mode; and a plurality of memory communication channels for coupling at least one slower memory device to the solid state storage device controller wherein, in the expansion mode, at least one of the plurality of memory communication channels is configured to couple the expansion memory device to the memory control circuit, wherein a time to access the faster memory device is less than a time to access the slower memory device; further wherein the memory control circuit is a plurality of sequencers configured to control the timing and control signals to the primary memory in the non-expansion memory mode and controls the timing and control signals to both the primary and the expansion memory devices in the expansion mode. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A solid state storage device controller comprising:
-
a memory control circuit comprising a plurality of sequencers that are configured to control a primary memory device in a non-expansion memory mode and the primary memory device and an expansion memory device in an expansion mode; and a plurality of memory communication channels configured to couple a plurality of slower memory devices, relative to the primary memory device, to the solid state storage device controller wherein, in the expansion mode, at least one of the plurality of memory communication channels is configured to couple the expansion memory device to the memory control circuit, wherein the primary memory device and the expansion memory device have a substantially same access time. - View Dependent Claims (11, 12, 13, 14)
-
-
15. A solid state storage device controller comprising:
-
a memory control circuit comprising a plurality of sequencers that are configured to control a primary DRAM and a plurality of non-volatile memory devices in a non-expansion memory mode and the primary DRAM, an expansion DRAM, and the plurality of non-volatile memory devices in an expansion mode; and a plurality of memory communication channels configured to couple the plurality of non-volatile memory devices to the solid state storage device controller wherein, in the expansion mode, a pair of the plurality of memory communication channels is configured to couple the expansion DRAM to the memory control circuit. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification