RESISTANCE CHANGE NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
First Claim
Patent Images
1. A phase change memory comprising:
- a memory cell comprising a chalcogenide wiring, resistance wirings, which becomes a heater, of which each of one end is connected to each of both ends of the chalcogenide wiring, and a cell transistor to a source and a drain of which the other ends of resistance wirings are connected;
a block select transistor to a source of which one end of a plurality of memory cells with sources and drains connected in series is connected and to a drain of which a bit line is connected; and
a memory cell array obtained by forming the memory cell strings by connecting the other end of the memory cells connected in series to a source line, connecting a gate of the memory cell to a word line, and connecting a gate of the block select transistor to a block select line, and by arranging a plurality of memory cell strings.
5 Assignments
0 Petitions
Accused Products
Abstract
According to one embodiment, a phase change memory includes a memory cell, a select transistor, and a memory cell array. The memory cell includes a chalcogenide wiring, resistance wirings and a cell transistor. The chalcogenide wiring becomes a heater. One end of a plurality of memory cells with sources and drains connected in series is connected to a source of the select transistor. The bit line is connected a drain of the select transistor. The memory cell array is obtained by forming a memory cell string.
-
Citations
21 Claims
-
1. A phase change memory comprising:
-
a memory cell comprising a chalcogenide wiring, resistance wirings, which becomes a heater, of which each of one end is connected to each of both ends of the chalcogenide wiring, and a cell transistor to a source and a drain of which the other ends of resistance wirings are connected; a block select transistor to a source of which one end of a plurality of memory cells with sources and drains connected in series is connected and to a drain of which a bit line is connected; and a memory cell array obtained by forming the memory cell strings by connecting the other end of the memory cells connected in series to a source line, connecting a gate of the memory cell to a word line, and connecting a gate of the block select transistor to a block select line, and by arranging a plurality of memory cell strings. - View Dependent Claims (4, 7, 9, 10, 11, 12, 14, 17, 19, 21)
-
-
2. A phase change memory comprising:
-
a memory cell comprising a chalcogenide wiring and a cell transistor to a source and a drain of which both ends of the chalcogenide wiring are connected; a block select transistor to a source of which one end of a plurality of memory cells with sources and drains connected in series is connected and to a drain of which a bit line is connected; and a memory cell array obtained by forming a memory cell string by connecting the other end of the memory cells connected in series to a source line, connecting a gate of the memory cell to a word line, and connecting a gate of the block select transistor to a block select line, and by arranging a plurality of memory cell strings. - View Dependent Claims (5, 13, 15)
-
-
3. A resistance change memory comprising:
-
a memory cell comprising a resistance change material wiring, first and second metal wirings one ends of which are connected to both ends of the resistance change material wiring, respectively, and a cell transistor to a source of which the other end of the first metal wiring is connected and to a drain of which the other end of the second metal wiring is connected; a block select transistor to a source of which one end of a plurality of memory cells with sources and drains connected in series is connected and to a drain of which a bit line is connected; and a memory cell array obtained by forming a memory cell string by connecting the other end of the memory cells connected in series to a source line, connecting a gate of the memory cell to a word line, and connecting a gate of the block select transistor to a block select line, and by arranging a plurality of memory cell strings. - View Dependent Claims (6, 8, 16, 18, 20)
-
Specification