TRENCH POWER MOSFET STRUCTURE WITH HIGH CELL DENSITY AND FABRICATION METHOD THEREOF
First Claim
1. A fabrication method of a trench power MOSFET structure with high cell density comprising the steps of:
- forming at least a gate trench in a silicon substrate;
forming a gate dielectric layer lining exposed surfaces of the silicon substrate;
forming a gate polysilicon structure in the gate trench;
forming a passivation layer in the gate trench to cover the gate polysilicon structure;
forming a body region having a first conductive type in the silicon substrate;
forming a source doped region by implanting impurities of a second conductive type into the body region;
removing a portion of the gate dielectric layer and the passivation layer so as to expose the gate polysilicon structure and the source doped region;
forming a dielectric spacer with a predetermined thickness on a sidewall of the gate trench;
depositing a metal layer on the exposed surfaces of the gate polysilicon structure and the source doped region;
forming a first self-aligned silicide layer on the gate polysilicon structure and a second self-aligned silicide layer on the source doped region by using a thermal process;
forming a dielectric structure in the gate trench to shield the first self-aligned silicide layer; and
forming a source metal layer on the dielectric structure and the second self-aligned silicide layer.
2 Assignments
0 Petitions
Accused Products
Abstract
A fabrication method of a high cell density trench power MOSFET structure is provided. Form at least a gate trench in a silicon substrate and a gate dielectric layer on the silicon substrate. Form a gate polysilicon structure in the gate trench and cover by a passivation layer. Form a first-conductive-type body region in the silicon substrate and implant impurities with a second conductive type thereof to form a source doped region. Expose the gate polysilicon structure and the source doped region. Form a dielectric spacer having a predetermined thickness on a sidewall of the gate trench. Deposit metal on the gate polysilicon structure and the source doped region. A first and a second self-aligned silicide layer are respectively formed on the gate polysilicon structure and the source doped region. The dielectric spacer forms an appropriate distance between the first and the second self-aligned silicide layer.
-
Citations
11 Claims
-
1. A fabrication method of a trench power MOSFET structure with high cell density comprising the steps of:
-
forming at least a gate trench in a silicon substrate; forming a gate dielectric layer lining exposed surfaces of the silicon substrate; forming a gate polysilicon structure in the gate trench; forming a passivation layer in the gate trench to cover the gate polysilicon structure; forming a body region having a first conductive type in the silicon substrate; forming a source doped region by implanting impurities of a second conductive type into the body region; removing a portion of the gate dielectric layer and the passivation layer so as to expose the gate polysilicon structure and the source doped region; forming a dielectric spacer with a predetermined thickness on a sidewall of the gate trench; depositing a metal layer on the exposed surfaces of the gate polysilicon structure and the source doped region; forming a first self-aligned silicide layer on the gate polysilicon structure and a second self-aligned silicide layer on the source doped region by using a thermal process; forming a dielectric structure in the gate trench to shield the first self-aligned silicide layer; and forming a source metal layer on the dielectric structure and the second self-aligned silicide layer. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A trench power MOSFET structure with high cell density, comprising:
-
a silicon substrate; a plurality of gate trenches, located in the silicon substrate; a gate dielectric layer, located on the inner surfaces of the gate trenches; a gate polysilicon structure, located in the respective gate trench, and a predetermined distance being kept between an upper surface of the gate polysilicon structure and an opening of the respective gate trench; a body region, located between the adjacent gate trenches; a source doped region, located in an upper portion of the body region; a dielectric spacer, located on the gate polysilicon structure to cover a sidewall of the respective gate trench; a first self-aligned silicide layer, located on the upper surface of the gate polysilicon structure; a second self-aligned silicide layer, located on an upper surface of the source doped region; a dielectric structure, filling the respective gate trench to shield the first self-aligned silicide layer; and a source metal layer, electrically coupled to the source doped region through the second self-aligned silicide layer. - View Dependent Claims (8, 9, 10, 11)
-
Specification