Method and Apparatus for use in Improving Linearity of MOSFETS using an Accumulated Charge Sink-Harmonic Wrinkle Reduction

• US 20120267719A1
• Filed: 10/19/2011
• Published: 10/25/2012
• Est. Priority Date: 07/11/2005
• Status: Active Grant

• Current Assignee: pSemi Corporation (Murata Manufacturing Co Limited)
• Original Assignee: Peregrine Semiconductor Corporation (Murata Manufacturing Co Limited)
• Inventors: Brindle, Christopher N., Deng, Jie, Genc, Alper, Yang, Chieh-Kai
• Granted Patent: US 8,742,502 B2
• Time in Patent Office: Days
• US Class Current: 257/348
• CPC Class Codes: H01L 29/0688 characterised by the particular shape of a junction between semiconductor regions
• CPC Class Codes: H01L 29/36 characterised by the concentration or distribution of impurities in the bulk material within semiconductor regions H01L29/06
• CPC Class Codes: H01L 29/7841 with floating body, e.g. programmable transistors
• CPC Class Codes: H01L 29/78609 for preventing leakage current H01L29/78618 takes precedence
• CPC Class Codes: H01L 29/78615 with a body contact
• CPC Class Codes: H01L 29/78681 having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
• CPC Class Codes: H01L 29/78684 having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys H01L29/7869 takes precedence
• CPC Class Codes: H03K 2217/0018 Special modifications or use of the back gate voltage of a FET
• CPC Class Codes: H03K 2217/0054 Gating switches, e.g. pass gates

Abstract

A method and apparatus for use in improving linearity sensitivity of MOSFET devices having an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to address degradation in second- and third-order intermodulation harmonic distortion at a desired range of operating voltage in devices employing an accumulated charge sink.

Claims

1. An accumulated charge control (ACC) floating body metal-oxide-semiconductor field effect transistor (MOSFET) comprising:

a gate;

a drain;

a source;

a body, wherein the body comprises a gate modulated conductive channel between the source and the drain;

a gate oxide layer positioned between the gate and the body; and

an accumulated charge sink (ACS) operatively coupled to the body, wherein the ACS comprises material selected to shift a capacitance versus voltage inflection inside the ACS away from a desired region of operation;

wherein accumulated charge is present in the body of the floating body MOSFET when the MOSFET is biased to operate in an accumulated charge regime, and

wherein the gate modulated conductive channel, source, and drain have carriers of identical polarity when the MOSFET is biased to operate in an on-state and wherein the MOSFET operates in the accumulated charge regime when the MOSFET is biased to operate in a off-state and when the accumulated charge has a polarity that is opposite to the polarity of the source, drain, and gate modulated conductive channel.

2. The ACC MOSFET according to claim 1, wherein the gate modulated conductive channel comprises material doped with a first dopant and the ACS comprises material doped with a second dopant, wherein the second dopant is selected to shift the capacitance versus voltage inflection inside the ACS away from the desired region of operation.

3. The ACC MOSFET according to claim 1, wherein the gate modulated conductive channel comprises material doped with a dopant at a first doping level and the ACS comprises material doped with the dopant at a second doping level, wherein the second doping level is selected to shift the capacitance versus voltage inflection inside the ACS away from the desired region of operation.

4. The ACC MOSFET according to claim 1, wherein the gate modulated conductive channel comprises material doped with a first dopant at a first doping level and the ACS comprises material doped with a second dopant at a second doping level, wherein the second dopant and second doping level are selected to shift the capacitance versus voltage inflection inside the ACS away from the desired region of operation.

5. The ACC MOSFET according to claim 1, further comprising an electrical contact region, wherein the electrical contact region and the ACS are coextensive.

6. The ACC MOSFET according to claim 1, further comprising an electrical contact region positioned proximate to and in electrical contact with the ACS, wherein the electrical contact region facilitates electrical coupling to the ACS and wherein the electrical contact region comprises same material as material comprising the ACS.

7. The ACC MOSFET according to claim 1, further comprising an electrical contact region positioned proximate to and in electrical contact with the ACS, wherein the electrical contact region facilitates electrical coupling to the ACS and wherein the electrical contact region comprises different material from material comprising the ACS.

8. The ACC MOSFET according to claim 7, wherein the electrical contact region comprises metal.

9. The ACC MOSFET according to claim 1, wherein the ACS is electrically coupled to the gate.

10. The ACC MOSFET according to claim 1, wherein the ACC MOSFET comprises an NMOSFET device, and wherein the accumulated charge comprises holes having “

P”

polarity.

11. The ACC MOSFET according to claim 10, wherein NMOSFET comprises an enhancement mode NMOSFET.

12. The ACC MOSFET according to claim 11, wherein NMOSFET comprises a depletion mode NMOSFET.

13. An accumulated charge control floating body MOSFET (ACC MOSFET) adapted to control charge accumulated in the body of the MOSFET when the MOSFET is biased to operate in an accumulated charge regime, comprising:

a) a gate, drain, source, floating body, and a gate oxide layer positioned between the gate and the floating body, wherein the ACC MOSFET is biased to operate in the accumulated charge regime when the MOSFET is operated in a non-conducting or near non-conducting state and charge accumulates within the body in a region proximate and underneath the gate oxide layer;

b) a first accumulated charge sink (ACS) positioned proximate a first distal end of the floating body, wherein the first ACS is in electrical communication with the floating body, and wherein, when the MOSFET is operated in the accumulated charge regime, a first ACS bias voltage (V_ACS1) is applied to the first ACS to control the accumulated charge in the MOSFET body or to remove the accumulated charge from the MOSFET body via the first ACS;

c) a second accumulated charge sink (ACS) positioned proximate a second distal end of the floating body, wherein the second ACS is in electrical communication with the floating body and wherein, when the MOSFET is operated in the accumulated charge regime, a second ACS bias voltage (V_ACS2) is applied to the second ACS to control the accumulated charge in the MOSFET body or to remove the accumulated charge from the MOSFET body via the second ACS;

d) a first electrical contact region positioned proximate to and in electrical communication with the first ACS, wherein the electrical contact region facilitates electrical coupling to the first ACS; and

e) a second electrical contact region positioned proximate to and in electrical communication with the second ACS, wherein the electrical contact region facilitates electrical coupling to the second ACS.

14. The ACC MOSFET according to claim 13, wherein the first electrical contact region is in electrical communication with the second electrical contact region and wherein the electrical communication between the first electrical contact region and the second electrical contact region is provided by a path having a path impedance.

15. The ACC MOSFET according to claim 14, wherein the first ACS couples to the floating body at a first ACS impedance and the second ACS couples to the floating body at a second ACS impedance and the path impedance is less than the first ACS impedance and the path impedance is less than the second ACS impedance.

16. The ACC MOSFET according to claim 15, wherein the first ACS couples to the floating body at a first ACS impedance and the second ACS couples to the floating body at a second ACS impedance and the path impedance is greater than the first ACS impedance and the path impedance is greater than the second ACS impedance.

17. The ACC MOSFET according to claim 13, wherein the first ACS and the second ACS comprise material selected to shift a capacitance versus voltage inflection inside the first ACS and the second ACS away from a desired region of operation.

18. The ACC MOSFET according to claim 17, wherein the floating body comprises material doped with a first dopant and the first ACS and the second ACS comprise material doped with a second dopant, wherein the second dopant is selected to shift the capacitance versus voltage inflection inside the first ACS and the second ACS away from the desired region of operation.

19. The ACC MOSFET according to claim 17, wherein the floating body comprises material doped with a dopant at a first doping level and the first ACS and the second ACS comprise material doped with the dopant at a second doping level, wherein the second doping level is selected to shift the capacitance versus voltage inflection inside the first ACS and the second ACS away from the desired region of operation.

20. The ACC MOSFET according to claim 17, wherein the floating body comprises material doped with a first dopant at a first doping level and the first ACS and the second ACS comprise material doped with a second dopant at a second doping level, wherein the second dopant and second doping level are selected to shift the capacitance versus voltage inflection inside the first ACS and the second ACS away from the desired region of operation.

21. The ACC MOSFET according to claim 14, wherein the first ACS and the second ACS comprise material selected to shift a capacitance versus voltage inflection inside the first ACS and the second ACS away from a desired region of operation.

22. The ACC MOSFET according to claim 15, wherein the first ACS and the second ACS comprise material selected to shift a capacitance versus voltage inflection inside the first ACS and the second ACS away from a desired region of operation.

23. The ACC MOSFET according to claim 16, wherein the first ACS and the second ACS comprise material selected to shift a capacitance versus voltage inflection inside the first ACS and the second ACS away from a desired region of operation.

24. The ACC MOSFET according to claim 13, wherein the first ACS and first electrical contact region are coextensive and the second ACS and second electrical contact region are coextensive.

25. The ACC MOSFET according to claim 13, wherein the first electrical contact region and first ACS comprise the same material and the second electrical contact region and second ACS comprise the same material.

26. The ACC MOSFET according to claim 13, wherein the first electrical contact region and first ACS comprise different material and second electrical contact region and second ACS comprise different material.

27. The ACC MOSFET according to claim 26, wherein the first electrical contact region and second electrical contact comprise an interconnection layer.

28. The ACC MOSFET according to claim 13, wherein the first ACS and the second ACS are electrically coupled to the gate.

29. The ACC MOSFET according to claim 13, wherein the ACC MOSFET comprises an ACC NMOSFET and wherein the source and drain comprise N+ doped regions, the floating body, first ACS, and second ACS comprise P−

doped regions, and the first electrical contact region and second electrical contact region comprise P+ doped regions.

30. The ACC MOSFET according to claim 29, wherein the first ACS and the first electrical contact region are coextensive and the second ACS and the second electrical contact region are coextensive and wherein the floating body, the first ACS, and the second ACS comprise a combined P−

doped region fabricated in a single ion-implementation manufacturing step.

31. The ACC MOSFET according to claim 13, wherein the drain, gate, first ACS, and second ACS are disposed symmetrically about a line defined by the middle of the floating body between the source and the drain.

32. An accumulated charge control floating body MOSFET (ACC MOSFET) adapted to control charge accumulated in the body of the MOSFET when the MOSFET is biased to operate in an accumulated charge regime, comprising:

a) a gate, drain, source, floating body, and a gate oxide layer positioned between the gate and the floating body, wherein the ACC MOSFET is biased to operate in the accumulated charge regime when the MOSFET is operated in a non-conducting or near non-conducting state and charge accumulates within the body in a region proximate and underneath the gate oxide layer;

b) a plurality of accumulated charge sinks positioned proximate portions of the floating body, wherein each accumulated charge sink of the plurality of accumulated charge sinks is electrically coupled to the floating body, and wherein, when the MOSFET is operated in the accumulated charge regime, ACS bias voltages are applied to each accumulated charge sink to control the accumulated charge in the MOSFET body or to remove the accumulated charge from the MOSFET body via the plurality of accumulated charge sinks; and

c) a plurality of electrical contact regions positioned proximate to corresponding accumulated charge sinks, wherein each electrical contact region facilitates electrical coupling to the corresponding accumulated charge sink.

33. The ACC MOSFET according to claim 32, wherein the plurality of accumulated charge sinks comprise material selected to shift a capacitance versus voltage inflection inside the plurality of accumulated charge sinks away from a desired region of operation.

34. The ACC MOSFET according to claim 33, wherein the floating body comprises material doped with a first dopant and the plurality of accumulated charge sinks comprise material doped with a second dopant, wherein the second dopant is selected to shift the capacitance versus voltage inflection inside the plurality of accumulated charge sinks away from the desired region of operation.

35. The ACC MOSFET according to claim 33, wherein the floating body comprises material doped with a dopant at a first doping level and the plurality of accumulated charge sinks comprise material doped with the dopant at a second doping level, wherein the second doping level is selected to shift the capacitance versus voltage inflection inside the plurality of accumulated charge sinks away from the desired region of operation.

36. The ACC MOSFET according to claim 33, wherein the floating body comprises material doped with a first dopant at a first doping level and the plurality of accumulated charge sinks comprise material doped with a second dopant at a second doping level, wherein the second dopant and second doping level are selected to shift the capacitance versus voltage inflection inside the plurality of accumulated charge sinks away from the desired region of operation.

37. The ACC MOSFET according to claim 32, wherein the plurality of electrical contact regions are in electrical contact with one another and wherein the electrical contact among the electrical contact regions is provided by one or more paths having one or more path impedances.

38. The ACC MOSFET according to claim 37, wherein each accumulated charge sink couples to the floating body at one or more accumulated charge sink impedances and the one or more path impedances are less than the one or more accumulated charge sink impedances.

39. The ACC MOSFET according to claim 37, wherein each accumulated charge sink couples to the floating body at one or more accumulated charge sink impedances and the one or more path impedances are greater than the one or more accumulated charge sink impedances.

40. The ACC MOSFET according to claim 37, wherein the plurality of accumulated charge sinks comprise material selected to shift a capacitance versus voltage inflection inside the plurality of accumulated charge sinks away from a desired region of operation.

41. The ACC MOSFET according to claim 32, wherein each accumulated charge sink is coextensive with its corresponding electrical contact region.

42. The ACC MOSFET according to claim 32, wherein each accumulated charge sink and its corresponding electrical contact region comprise the same material.

43. The ACC MOSFET according to claim 32, wherein each accumulated charge sink and its corresponding electrical contact region comprise different material.

44. The ACC MOSFET according to claim 43, wherein the plurality of electrical contact regions comprise an interconnection layer.

45. The ACC MOSFET according to claim 32, wherein each electrical contact region is independently connected to the gate.

46. The ACC MOSFET according to claim 32, wherein the plurality of accumulated charge sinks are symmetrically two-dimensionally disposed in relation to the floating body and to each other.

47. The ACC MOSFET according to claim 32, wherein the plurality of accumulated charge sinks are symmetrically three-dimensionally disposed in relation to the floating body and to each other.

48. The ACC MOSFET according to claim 32, further comprising a gate terminal electrically coupled to the gate, a drain terminal electrically coupled to the drain, a source terminal electrically coupled to the source, and one or more ACS terminals electrically coupled to one or more of the electrical contact regions.

49. The ACC MOSFET according to claim 48, wherein the one or more ACS terminals are coupled to an accumulated charge sinking mechanism.

50. The ACC MOSFET according to claim 32, wherein the ACC MOSFET is fabricated in a silicon-on-insulator technology.

51. The ACC MOSFET according to claim 32, wherein the plurality of accumulated charge sinks are located proximate the gate oxide layer.

52. The ACC MOSFET according to claim 32, wherein the drain, gate, are plurality of accumulated charge sinks are disposed symmetrically about a line defined by the middle of the floating body between the source and the drain.