Method and Apparatus for N+1 Packet Level Mesh Protection
First Claim
1. An error correction encoder for encoding message symbols, m0 through mN−
- 1, to generate a codeword that includes said message symbols, m0 through mN−
1, and one or more check symbols, comprising;
a linear feedback shift register having one or more flip-flops to generate said check symbols after shifting said message symbols, m0 through mN−
1, through said linear feedback shift register.
6 Assignments
0 Petitions
Accused Products
Abstract
Methods and apparatus are provided for N+1 packet level mesh protection. An error correction encoder is provided for encoding message symbols, m0 through mN−1, to generate a codeword that includes the message symbols, m0 through mN−1, and one or more check symbols. The error correction encoder comprises a linear feedback shift register having one or more flip-flops to generate the check symbols after shifting the message symbols, m0 through mN−1, through the linear feedback shift register. An error correction decoder is also provided for decoding a codeword that includes message symbols, m0 through mN−1, and one or more check symbols. The error correction decoder comprises a linear feedback shift register having one or more flip-flops to generate an error symbol based on a remainder after shifting the message symbols, m0 through mN−1, and the one or more check symbols through the linear feedback shift register.
-
Citations
4 Claims
-
1. An error correction encoder for encoding message symbols, m0 through mN−
- 1, to generate a codeword that includes said message symbols, m0 through mN−
1, and one or more check symbols, comprising;a linear feedback shift register having one or more flip-flops to generate said check symbols after shifting said message symbols, m0 through mN−
1, through said linear feedback shift register. - View Dependent Claims (2)
- 1, to generate a codeword that includes said message symbols, m0 through mN−
-
3. An error correction decoder for decoding a codeword that includes message symbols, m0 through mN−
- 1, and one or more check symbols, comprising;
a linear feedback shift register having one or more flip-flops to generate an error symbol based on a remainder after shifting said message symbols, m0 through n−
1, and said one or more check symbols through said linear feedback shift register. - View Dependent Claims (4)
- 1, and one or more check symbols, comprising;
Specification