×

IIMPLEMENTING CHIP TO CHIP CALIBRATION WITHIN A TSV STACK

  • US 20130038380A1
  • Filed: 08/11/2011
  • Published: 02/14/2013
  • Est. Priority Date: 08/11/2011
  • Status: Active Grant
First Claim
Patent Images

1. A circuit for implementing a chip to chip calibration with through silicon vias (TSV) stack comprising:

  • a first chip;

    a second chip and said first chip in a vertical semiconductor chip stack of the semiconductor chips;

    at least one of the first chip and the second chip including a calibration control circuit, and a performance indicator circuit coupled to said calibration control circuit;

    at least one of the first chip and the second chip being trained and calibrated to provide enhanced performance and reliability of the semiconductor chip stack.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×