TURBO CODE INTERLEAVER WITH NEAR OPTIMAL PERFORMANCE
First Claim
Patent Images
1. A turbo encoder comprising:
- a first constituent encoder configured to encode input bits in order to generate first parity bits;
an internal interleaver configured to interleave the input bits based on an interleaver matrix in order to generate interleaved bits; and
a second constituent encoder configured to encode the interleaved bits in order to generate second parity bits,wherein a size of the interleaver matrix is determined based on a total number of the input bits, andwherein generating the interleaved bits comprises pruning at least one bit output by the interleaver matrix after writing the input bits into the interleaver matrix if a size of the interleaver matrix is larger than the total number of the input bits.
3 Assignments
0 Petitions
Accused Products
Abstract
A method of interleaving blocks of indexed data of varying lengths is disclosed. The method includes the steps of: providing a set of basic Interleavers comprising a family of one or more permutations of the indexed data and having a variable length; selecting one of the basic Interleavers based upon a desired Interleaver length L; and adapting the selected basic Interleaver to produce an Interleaver having the desired Interleaver length L.
-
Citations
6 Claims
-
1. A turbo encoder comprising:
-
a first constituent encoder configured to encode input bits in order to generate first parity bits; an internal interleaver configured to interleave the input bits based on an interleaver matrix in order to generate interleaved bits; and a second constituent encoder configured to encode the interleaved bits in order to generate second parity bits, wherein a size of the interleaver matrix is determined based on a total number of the input bits, and wherein generating the interleaved bits comprises pruning at least one bit output by the interleaver matrix after writing the input bits into the interleaver matrix if a size of the interleaver matrix is larger than the total number of the input bits. - View Dependent Claims (2, 3, 4, 5, 6)
-
Specification