INTEGRATED CIRCUIT WITH A SELF-PROGRAMMED IDENTIFICATION KEY
First Claim
Patent Images
1. An integrated circuit structure for storing a native binary code, comprising:
- a metallization network including a plurality of metallization portions;
an insulating layer positioned on the metallization network; and
an array of planar MIM capacitors on the insulating layer and directly above the metallization portions, respectively, wherein the metallization portions have dimensions configured to produce breakdown voltages in a first group of the MIM capacitors that are smaller by at least 10% than breakdown voltages in a second group of the MIM capacitors, the first group including from 25 to 75% of the MIM capacitors of the array.
1 Assignment
0 Petitions
Accused Products
Abstract
A structure for storing a native binary code in an integrated circuit, including an array of planar MIM capacitors above an insulating layer formed above a copper metallization network, wherein at least one metallization portion is present under each MIM capacitor. The size of the portion(s) is selected so that from 25 to 75% of the MIM capacitors have a breakdown voltage smaller by at least 10% than that of the other MIM capacitors.
-
Citations
20 Claims
-
1. An integrated circuit structure for storing a native binary code, comprising:
-
a metallization network including a plurality of metallization portions; an insulating layer positioned on the metallization network; and an array of planar MIM capacitors on the insulating layer and directly above the metallization portions, respectively, wherein the metallization portions have dimensions configured to produce breakdown voltages in a first group of the MIM capacitors that are smaller by at least 10% than breakdown voltages in a second group of the MIM capacitors, the first group including from 25 to 75% of the MIM capacitors of the array. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A method, comprising:
-
forming integrated circuit structure for storing a native binary code, the forming including; forming a copper metallization network including a plurality of metallization portions; forming an insulating layer positioned on the copper metallization network; and forming an array of planar MIM capacitors on the insulating layer and directly above the metallization portions, respectively, wherein the metallization portions have dimensions configured to produce breakdown voltages in a first group of the MIM capacitors that are smaller by at least 10% than breakdown voltages in a second group of the MIM capacitors, the first group including from 25 to 75% of the MIM capacitors of the array. - View Dependent Claims (9, 10, 11)
-
-
12. A secure system comprising:
-
a structure configured to store a native binary code, the structure including; a metallization network including a plurality of metallization portions; an insulating layer positioned on the metallization network; and an array of planar MIM capacitors on the insulating layer and directly above the metallization portions, respectively, wherein the metallization portions have dimensions configured to produce breakdown voltages in a first group of the MIM capacitors that are smaller by at least 10% than breakdown voltages in a second group of the MIM capacitors, the first group including from 25 to 75% of the MIM capacitors of the array; and a programming circuit configured to cause the MIM capacitors of the first group to breakdown. - View Dependent Claims (13, 14, 15, 16, 17, 18)
-
-
19. A method, comprising:
identifying a native binary code stored in an integrated circuit structure that includes; a metallization network including a plurality of metallization portions; an insulating layer positioned on the metallization network; and an array of planar MIM capacitors on the insulating layer and directly above the metallization portions, respectively, wherein the metallization portions have dimensions configured to produce breakdown voltages in a first group of the MIM capacitors that are smaller by at least 10% than breakdown voltages in a second group of the MIM capacitors, the first group including from 25 to 75% of the MIM capacitors of the array; and
, wherein the identifying includes;applying a voltage to the array of planar MIM capacitors; measuring at least one electrical quantity of the array while the voltage is applied to the array, the at least one electrical quantity reflecting breakdown states of the MIM capacitors of the array. - View Dependent Claims (20)
Specification