INTERFACES AND DIE PACKAGES, AND APPARTUSES INCLUDING THE SAME
First Claim
1. An apparatus, comprising:
- a die package including a plurality of dies; and
an interface configured to divide a channel between the die package and a controller into more than one channel in response to an external control signal.
8 Assignments
0 Petitions
Accused Products
Abstract
A memory device includes a die package including a plurality of memory dies, an interface including an interface circuit, and a memory controller to control the interface with control data received from at least one die. The interface is to divide and multiplex an IO channel between the package and the controller into more than one channel using the data received from the at least one die. The interface includes a control input buffer to receive an enable signal through a control pad, a first input buffer to receive first data through a first IO pad in response to a first state of the enable signal, and a second input buffer to receive second data through a second IO pad in response to a second state of the enable signal. The interface further includes an input multiplexer to multiplex the first data and the second data to provide input data.
20 Citations
24 Claims
-
1. An apparatus, comprising:
-
a die package including a plurality of dies; and an interface configured to divide a channel between the die package and a controller into more than one channel in response to an external control signal. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. An apparatus, comprising:
-
a die package including a plurality of dies; and an interface configured to multiplex more than one channels between the die package and a controller into a single channel in response to a control signal received from at least one of the plurality of dies.
-
-
8. An interface, comprising:
-
a control input buffer configured to receive an enable signal; a first input buffer configured to receive a first data and provide a first input data; a second input buffer configured to receive a second data and provide a second input data; and an input multiplexer configured to multiplex the first input data and the second input data to provide integrated data in response to the enable signal. - View Dependent Claims (9, 10, 11, 12)
-
-
13. A memory device, comprising:
-
a plurality of memory dies; an interface comprising; a control input buffer configured to receive an enable signal through a control pad from a first group of the plurality of memory dies, each of the first group of memory dies being coupled to the control pad; a first input buffer configured to receive a first data through a first IO pad from the first group of memory dies, each of the first group of memory dies being coupled to the first IO pad; a second input buffer configured to receive a second data through a second IO pad from a second group of the plurality of memory dies, each of the second group of memory dies being coupled to the second IO pad; and an input multiplexer configured to multiplex the first data and the second data to provide integrated data in response to the enable signal.
-
-
14. An interface, comprising:
-
an output multiplexer configured to divide output data to provide a first data and a second data in response to an external control signal, the output multiplexer being further configured to provide a first control signal and a second control signal; a first pre-driving circuit configured to provide a first pull-up signal and a first pull-down signal in response to the first data and the first control signal; a first output buffer configured to provide a first output data in response to the first pull-up signal and the first pull-down signal; a second pre-driving circuit configured to provide a second pull-up signal and a second pull-down signal in response to the second data and the second control signal; and a second output buffer configured to provide a second output data in response to the second pull-up signal and the second pull-down signal. - View Dependent Claims (15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A memory device, comprising:
-
a plurality of memory dies; an interface comprising; an output multiplexer configured to divide the output data to provide a first data and a second data in response to an external control signal, the output multiplexer being further configured to provide a first control signal and a second control signal; a first pre-driving circuit configured to provide a first pull-up signal and a first pull-down signal in response to the first data and the first control signal; a first output buffer configured to provide a first output data in response to the first pull-up signal and the first pull-down signal through a first IO pad coupled to a first group of the plurality of memory dies; a second pre-driving circuit configured to provide a second pull-up signal and a second pull-down signal in response to the second data and the second control signal; and a second output buffer configured to provide a second output data in response to the second pull-up signal and the second pull-down signal through a second IO pad coupled to a second group of the plurality of memory dies.
-
-
24. An apparatus, comprising:
-
a controller interfaced to a plurality of dies divided into groups of dies; respective I/O buses coupling the controller to each of the groups of dies, each I/O bus decoupled from the other groups of dies; wherein the apparatus is configured to multiplex information exchanged with selected ones of the groups of dies on the respective I/O bus in response to a control signal.
-
Specification