PROGRAMMABLE, FREQUENCY AGILE DIRECT CONVERSION DIGITAL RECEIVER WITH HIGH SPEED OVERSAMPLING
First Claim
Patent Images
1. A circuit employed in a receiver comprising:
- a clock;
an N stage ring counter coupled to said clock;
an N path switching network;
at least one predictive coder, wherein a respective one of said at least one predictive coder is coupled to a respective switch of said N path switching network; and
a digital filter configured to receive an output signal from each of said at least one predictive coder.
2 Assignments
0 Petitions
Accused Products
Abstract
The invention described herein is directed to different embodiments of a wireless communications device that can be used in many different applications, such as but not limited to a digital oversampling receiver adapted to select desired signals and to reject undesired signals. In one embodiment, a wireless communications device is disclosed that comprises an architecture for a receiver front end that obviates the need for high order passive circuitry or RC active circuitry to select desired signals and to reject undesired signals.
-
Citations
4 Claims
-
1. A circuit employed in a receiver comprising:
-
a clock; an N stage ring counter coupled to said clock; an N path switching network; at least one predictive coder, wherein a respective one of said at least one predictive coder is coupled to a respective switch of said N path switching network; and a digital filter configured to receive an output signal from each of said at least one predictive coder. - View Dependent Claims (2, 3)
-
-
4. A method of receiving a wireless transmission comprising the steps of:
-
programming a count pattern into an N stage ring counter; producing an N-cycle digital waveform; combining said N-cycle digital waveform with said wireless transmission; oversampling said combined digital waveform and said wireless transmission to form a high speed serial stream, said high speed serial stream comprised of a signal of interest and a quantization noise signal; suppressing said quantization noise signal; and converting said high speed data stream into a lower speed data stream.
-
Specification